URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 834 |
Rev 842 |
# Hitachi H8 testcase 'nop'
|
# Hitachi H8 testcase 'nop'
|
# mach(): all
|
# mach(): all
|
# as(h8300): --defsym sim_cpu=0
|
# as(h8300): --defsym sim_cpu=0
|
# as(h8300h): --defsym sim_cpu=1
|
# as(h8300h): --defsym sim_cpu=1
|
# as(h8300s): --defsym sim_cpu=2
|
# as(h8300s): --defsym sim_cpu=2
|
# as(h8sx): --defsym sim_cpu=3
|
# as(h8sx): --defsym sim_cpu=3
|
# ld(h8300h): -m h8300helf
|
# ld(h8300h): -m h8300helf
|
# ld(h8300s): -m h8300self
|
# ld(h8300s): -m h8300self
|
# ld(h8sx): -m h8300sxelf
|
# ld(h8sx): -m h8300sxelf
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
nop: set_grs_a5a5
|
nop: set_grs_a5a5
|
set_ccr_zero
|
set_ccr_zero
|
|
|
nop
|
nop
|
|
|
test_cc_clear
|
test_cc_clear
|
test_grs_a5a5
|
test_grs_a5a5
|
|
|
|
|
pass
|
pass
|
|
|
exit 0
|
exit 0
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
