URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [newlib-1.17.0/] [libgloss/] [m68k/] [cpu32bug.h] - Diff between revs 158 and 816

Rev 158	Rev 816
`/*`	`/*`
`* These constants are for the M68332BCC's boot monitor. They`	`* These constants are for the M68332BCC's boot monitor. They`
`* are used with a TRAP 15 call to access the monitor's I/O routines.`	`* are used with a TRAP 15 call to access the monitor's I/O routines.`
`* they must be in the word following the trap call.`	`* they must be in the word following the trap call.`
`*/`	`*/`
`INCHR=0X0`	`INCHR=0X0`
`INSTAT=0X1`	`INSTAT=0X1`
`INLN=0X2`	`INLN=0X2`
`READSTR=0X3`	`READSTR=0X3`
`READLN=0X4`	`READLN=0X4`
`CHKBRK=0X5`	`CHKBRK=0X5`

`OUTCHR=0X20`	`OUTCHR=0X20`
`OUTSTR=0X21`	`OUTSTR=0X21`
`OUTLN=0X22`	`OUTLN=0X22`
`WRITE=0X23`	`WRITE=0X23`
`WRITELN=0X24`	`WRITELN=0X24`
`WRITDLN=0X25`	`WRITDLN=0X25`
`PCRLF=0X26`	`PCRLF=0X26`
`ERASELN=0X27`	`ERASELN=0X27`
`WRITD=0X28`	`WRITD=0X28`
`SNDBRK=0X29`	`SNDBRK=0X29`

`TM_INI=0X40`	`TM_INI=0X40`
`TM_STR0=0X41`	`TM_STR0=0X41`
`TM_RD=0X42`	`TM_RD=0X42`
`DELAY=0X43`	`DELAY=0X43`

`RETURN=0X63`	`RETURN=0X63`
`BINDEC=0X64`	`BINDEC=0X64`

`CHANGEV=0X67`	`CHANGEV=0X67`
`STRCMP=0X68`	`STRCMP=0X68`
`MULU32=0X69`	`MULU32=0X69`
`DIVU32=0X6A`	`DIVU32=0X6A`