OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [newlib-1.17.0/] [libgloss/] [m68k/] [idp-inbyte.c] - Diff between revs 158 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 158 Rev 816
/* idp-inbyte.c --
/* idp-inbyte.c --
 * Copyright (c) 1995 Cygnus Support
 * Copyright (c) 1995 Cygnus Support
 *
 *
 * The authors hereby grant permission to use, copy, modify, distribute,
 * The authors hereby grant permission to use, copy, modify, distribute,
 * and license this software and its documentation for any purpose, provided
 * and license this software and its documentation for any purpose, provided
 * that existing copyright notices are retained in all copies and that this
 * that existing copyright notices are retained in all copies and that this
 * notice is included verbatim in any distributions. No written agreement,
 * notice is included verbatim in any distributions. No written agreement,
 * license, or royalty fee is required for any of the authorized uses.
 * license, or royalty fee is required for any of the authorized uses.
 * Modifications to this software may be copyrighted by their authors
 * Modifications to this software may be copyrighted by their authors
 * and need not follow the licensing terms described here, provided that
 * and need not follow the licensing terms described here, provided that
 * the new terms are clearly indicated on the first page of each file where
 * the new terms are clearly indicated on the first page of each file where
 * they apply.
 * they apply.
 */
 */
 
 
#include <_ansi.h>
#include <_ansi.h>
#include "mc68681reg.h"
#include "mc68681reg.h"
 
 
/*
/*
 * The DUART is mapped into the IDP address space in an unusual
 * The DUART is mapped into the IDP address space in an unusual
 * manner.  The mc68681 is an 8 bit device located on the least
 * manner.  The mc68681 is an 8 bit device located on the least
 * significant byte (byte0) of the data bus.  Bytes 3, 2, and
 * significant byte (byte0) of the data bus.  Bytes 3, 2, and
 * one have nothing in them and writes to these locations are
 * one have nothing in them and writes to these locations are
 * not valid.
 * not valid.
 */
 */
 
 
#define DUART_ADDR      0x00B00000
#define DUART_ADDR      0x00B00000
#define READREG(x)      (*((volatile char *) DUART_ADDR + (x * 4) + 3))
#define READREG(x)      (*((volatile char *) DUART_ADDR + (x * 4) + 3))
#define WRITEREG(x, y)  (*((char *) DUART_ADDR + (x * 4) + 3) = y)
#define WRITEREG(x, y)  (*((char *) DUART_ADDR + (x * 4) + 3) = y)
 
 
/*
/*
 * inbyte -- get a byte from the DUART RX buffer. This only reads
 * inbyte -- get a byte from the DUART RX buffer. This only reads
 *           from channel A
 *           from channel A
 */
 */
char
char
_DEFUN_VOID (inbyte)
_DEFUN_VOID (inbyte)
{
{
  while ((READREG (DUART_SRA) & 0x01) == 0x00)
  while ((READREG (DUART_SRA) & 0x01) == 0x00)
    ;
    ;
 
 
  return (READREG (DUART_RBA));         /* read the byte */
  return (READREG (DUART_RBA));         /* read the byte */
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.