OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [d30v/] [bittest.s] - Diff between revs 38 and 156

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
# bittest.s
# bittest.s
#
#
# Bit operation instructions (BCLR, BNOT, BSET, BTST) should not be placed in IU.
# Bit operation instructions (BCLR, BNOT, BSET, BTST) should not be placed in IU.
# If the user specifically indicates they should be in the IU, GAS will
# If the user specifically indicates they should be in the IU, GAS will
# generate warnings. The reason why this is not an error is that those instructions
# generate warnings. The reason why this is not an error is that those instructions
# will fail in IU only occasionally. Thus GAS should pack them in MU for
# will fail in IU only occasionally. Thus GAS should pack them in MU for
# safety, and it just needs to draw attention when a violation is given.
# safety, and it just needs to draw attention when a violation is given.
 
 
 
 
        nop -> ldw R1, @(R2,R3)
        nop -> ldw R1, @(R2,R3)
        nop || ldw R6, @(R5,R4)
        nop || ldw R6, @(R5,R4)
 
 
        nop -> BSET R1, R2, R3
        nop -> BSET R1, R2, R3
        nop <- BTST F1, R2, R3
        nop <- BTST F1, R2, R3
        nop || BCLR R1, R2, R3
        nop || BCLR R1, R2, R3
        nop -> BNOT R1, R2, R3
        nop -> BNOT R1, R2, R3
        BNOT r1, r2, r3 -> nop
        BNOT r1, r2, r3 -> nop
 
 
        bset r1, r2, r3 || moddec r4, 5
        bset r1, r2, r3 || moddec r4, 5
 
 
        bset r1, r2, r3
        bset r1, r2, r3
        moddec r4, 5
        moddec r4, 5
 
 
        bset r1, r2, r3
        bset r1, r2, r3
        joinll r4, r5, r6
        joinll r4, r5, r6
 
 
        joinll r4, r5, r6
        joinll r4, r5, r6
        bset r1, r2, r3
        bset r1, r2, r3
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.