URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 38 |
Rev 156 |
. ${srcdir}/emulparams/armelf_linux.sh
|
. ${srcdir}/emulparams/armelf_linux.sh
|
|
|
# Use the ARM ABI-compliant exception-handling sections.
|
# Use the ARM ABI-compliant exception-handling sections.
|
OTHER_READONLY_SECTIONS="
|
OTHER_READONLY_SECTIONS="
|
.ARM.extab ${RELOCATING-0} : { *(.ARM.extab${RELOCATING+* .gnu.linkonce.armextab.*}) }
|
.ARM.extab ${RELOCATING-0} : { *(.ARM.extab${RELOCATING+* .gnu.linkonce.armextab.*}) }
|
${RELOCATING+ __exidx_start = .; }
|
${RELOCATING+ __exidx_start = .; }
|
.ARM.exidx ${RELOCATING-0} : { *(.ARM.exidx${RELOCATING+* .gnu.linkonce.armexidx.*}) }
|
.ARM.exidx ${RELOCATING-0} : { *(.ARM.exidx${RELOCATING+* .gnu.linkonce.armexidx.*}) }
|
${RELOCATING+ __exidx_end = .; }"
|
${RELOCATING+ __exidx_end = .; }"
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.