OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [scripttempl/] [tic30coff.sc] - Diff between revs 38 and 156

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
cat <
cat <
OUTPUT_FORMAT("${OUTPUT_FORMAT}")
OUTPUT_FORMAT("${OUTPUT_FORMAT}")
OUTPUT_ARCH("${OUTPUT_ARCH}")
OUTPUT_ARCH("${OUTPUT_ARCH}")
MEMORY
MEMORY
{
{
        rom : ORIGIN = 0x00000300, LENGTH = 16k
        rom : ORIGIN = 0x00000300, LENGTH = 16k
        ram : ORIGIN = 0x00000300 + 16k, LENGTH = 16k
        ram : ORIGIN = 0x00000300 + 16k, LENGTH = 16k
        ramblk0 : ORIGIN = 0x02026000, LENGTH = 0x1000
        ramblk0 : ORIGIN = 0x02026000, LENGTH = 0x1000
        ramblk1 : ORIGIN = 0x02027000, LENGTH = 0x1000
        ramblk1 : ORIGIN = 0x02027000, LENGTH = 0x1000
}
}
SECTIONS
SECTIONS
{
{
.vectors 0x00000000 :
.vectors 0x00000000 :
{
{
        *(vectors)
        *(vectors)
}
}
.text :
.text :
{
{
        *(.text)
        *(.text)
} > rom
} > rom
.const :
.const :
{
{
        *(.const)
        *(.const)
        __etext = . ;
        __etext = . ;
} > rom
} > rom
.mdata : AT( ADDR(.const) + SIZEOF(.const) )
.mdata : AT( ADDR(.const) + SIZEOF(.const) )
{
{
        __data = . ;
        __data = . ;
        *(.data);
        *(.data);
        __edata = . ;
        __edata = . ;
} > ram
} > ram
.bss :
.bss :
{
{
        __bss = . ;
        __bss = . ;
        *(.bss);
        *(.bss);
        *(COMMON);
        *(COMMON);
        __ebss = . ;
        __ebss = . ;
} > ram
} > ram
.ram0 :
.ram0 :
{
{
        *(ram0)
        *(ram0)
} > ramblk0
} > ramblk0
.ram1 :
.ram1 :
{
{
        *(ram1)
        *(ram1)
} > ramblk1
} > ramblk1
}
}
EOF
EOF
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.