OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-arm/] [arm-call.d] - Diff between revs 38 and 156

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
.*:     file format.*
.*:     file format.*
Disassembly of section .text:
Disassembly of section .text:
00008000 <_start>:
00008000 <_start>:
    8000:       eb00000d        bl      803c 
    8000:       eb00000d        bl      803c 
    8004:       fa00000d        blx     8040 
    8004:       fa00000d        blx     8040 
    8008:       fb00000c        blx     8042 
    8008:       fb00000c        blx     8042 
    800c:       fb00000d        blx     804a 
    800c:       fb00000d        blx     804a 
    8010:       fa00000a        blx     8040 
    8010:       fa00000a        blx     8040 
    8014:       fb000009        blx     8042 
    8014:       fb000009        blx     8042 
    8018:       ea00000f        b       805c <__t1_from_arm>
    8018:       ea00000f        b       805c <__t1_from_arm>
    801c:       ea000010        b       8064 <__t2_from_arm>
    801c:       ea000010        b       8064 <__t2_from_arm>
    8020:       1b00000d        blne    805c <__t1_from_arm>
    8020:       1b00000d        blne    805c <__t1_from_arm>
    8024:       1b00000e        blne    8064 <__t2_from_arm>
    8024:       1b00000e        blne    8064 <__t2_from_arm>
    8028:       1b000003        blne    803c 
    8028:       1b000003        blne    803c 
    802c:       eb000002        bl      803c 
    802c:       eb000002        bl      803c 
    8030:       faffffff        blx     8034 
    8030:       faffffff        blx     8034 
00008034 :
00008034 :
    8034:       4770            bx      lr
    8034:       4770            bx      lr
00008036 :
00008036 :
    8036:       4770            bx      lr
    8036:       4770            bx      lr
00008038 :
00008038 :
    8038:       4770            bx      lr
    8038:       4770            bx      lr
    803a:       46c0            nop                     \(mov r8, r8\)
    803a:       46c0            nop                     \(mov r8, r8\)
0000803c :
0000803c :
    803c:       e12fff1e        bx      lr
    803c:       e12fff1e        bx      lr
00008040 :
00008040 :
    8040:       4770            bx      lr
    8040:       4770            bx      lr
00008042 :
00008042 :
    8042:       f7ff fff8       bl      8036 
    8042:       f7ff fff8       bl      8036 
    8046:       f7ff fff7       bl      8038 
    8046:       f7ff fff7       bl      8038 
0000804a :
0000804a :
    804a:       f000 f801       bl      8050 
    804a:       f000 f801       bl      8050 
    804e:       46c0            nop                     \(mov r8, r8\)
    804e:       46c0            nop                     \(mov r8, r8\)
00008050 :
00008050 :
    8050:       f7ff fff1       bl      8036 
    8050:       f7ff fff1       bl      8036 
    8054:       f7ff efd4       blx     8000 <_start>
    8054:       f7ff efd4       blx     8000 <_start>
    8058:       f7ff efd2       blx     8000 <_start>
    8058:       f7ff efd2       blx     8000 <_start>
0000805c <__t1_from_arm>:
0000805c <__t1_from_arm>:
    805c:       e51ff004        ldr     pc, \[pc, #-4\] ; 8060 <__t1_from_arm\+0x4>
    805c:       e51ff004        ldr     pc, \[pc, #-4\] ; 8060 <__t1_from_arm\+0x4>
    8060:       00008041        .word   0x00008041
    8060:       00008041        .word   0x00008041
00008064 <__t2_from_arm>:
00008064 <__t2_from_arm>:
    8064:       e51ff004        ldr     pc, \[pc, #-4\] ; 8068 <__t2_from_arm\+0x4>
    8064:       e51ff004        ldr     pc, \[pc, #-4\] ; 8068 <__t2_from_arm\+0x4>
    8068:       00008043        .word   0x00008043
    8068:       00008043        .word   0x00008043
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.