OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-frv/] [fdpic-shared-8.d] - Diff between revs 38 and 156

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
#name: FRV uClinux PIC relocs to (mostly) global symbols with addends, shared linking
#name: FRV uClinux PIC relocs to (mostly) global symbols with addends, shared linking
#source: fdpic8.s
#source: fdpic8.s
#objdump: -DR -j .text -j .data -j .got -j .plt
#objdump: -DR -j .text -j .data -j .got -j .plt
#ld: -shared --version-script fdpic8min.ldv
#ld: -shared --version-script fdpic8min.ldv
.*:     file format elf.*frv.*
.*:     file format elf.*frv.*
Disassembly of section \.text:
Disassembly of section \.text:
[0-9a-f ]+:
[0-9a-f ]+:
[0-9a-f ]+:     80 3c 00 02     call [0-9a-f]+ 
[0-9a-f ]+:     80 3c 00 02     call [0-9a-f]+ 
[0-9a-f ]+:
[0-9a-f ]+:
[0-9a-f ]+:     80 40 f0 10     addi gr15,16,gr0
[0-9a-f ]+:     80 40 f0 10     addi gr15,16,gr0
[0-9a-f ]+:     80 fc 00 14     setlos 0x14,gr0
[0-9a-f ]+:     80 fc 00 14     setlos 0x14,gr0
[0-9a-f ]+:     80 f4 00 24     setlo 0x24,gr0
[0-9a-f ]+:     80 f4 00 24     setlo 0x24,gr0
[0-9a-f ]+:     80 f8 00 00     sethi hi\(0x0\),gr0
[0-9a-f ]+:     80 f8 00 00     sethi hi\(0x0\),gr0
[0-9a-f ]+:     80 40 f0 0c     addi gr15,12,gr0
[0-9a-f ]+:     80 40 f0 0c     addi gr15,12,gr0
[0-9a-f ]+:     80 fc 00 1c     setlos 0x1c,gr0
[0-9a-f ]+:     80 fc 00 1c     setlos 0x1c,gr0
[0-9a-f ]+:     80 f4 00 18     setlo 0x18,gr0
[0-9a-f ]+:     80 f4 00 18     setlo 0x18,gr0
[0-9a-f ]+:     80 f8 00 00     sethi hi\(0x0\),gr0
[0-9a-f ]+:     80 f8 00 00     sethi hi\(0x0\),gr0
[0-9a-f ]+:     80 40 ff f8     addi gr15,-8,gr0
[0-9a-f ]+:     80 40 ff f8     addi gr15,-8,gr0
[0-9a-f ]+:     80 fc ff f0     setlos 0xf+ff0,gr0
[0-9a-f ]+:     80 fc ff f0     setlos 0xf+ff0,gr0
[0-9a-f ]+:     80 f4 ff c8     setlo 0xffc8,gr0
[0-9a-f ]+:     80 f4 ff c8     setlo 0xffc8,gr0
[0-9a-f ]+:     80 f8 ff ff     sethi 0xffff,gr0
[0-9a-f ]+:     80 f8 ff ff     sethi 0xffff,gr0
[0-9a-f ]+:     80 40 ff c0     addi gr15,-64,gr0
[0-9a-f ]+:     80 40 ff c0     addi gr15,-64,gr0
[0-9a-f ]+:     80 fc ff c0     setlos 0xf+fc0,gr0
[0-9a-f ]+:     80 fc ff c0     setlos 0xf+fc0,gr0
[0-9a-f ]+:     80 f4 ff c0     setlo 0xffc0,gr0
[0-9a-f ]+:     80 f4 ff c0     setlo 0xffc0,gr0
[0-9a-f ]+:     80 f8 ff ff     sethi 0xffff,gr0
[0-9a-f ]+:     80 f8 ff ff     sethi 0xffff,gr0
[0-9a-f ]+:     80 f4 00 20     setlo 0x20,gr0
[0-9a-f ]+:     80 f4 00 20     setlo 0x20,gr0
[0-9a-f ]+:     80 f8 00 00     sethi hi\(0x0\),gr0
[0-9a-f ]+:     80 f8 00 00     sethi hi\(0x0\),gr0
[0-9A-F ]+isassembly of section \.dat[0-9a-f ]+:
[0-9A-F ]+isassembly of section \.dat[0-9a-f ]+:
[0-9a-f ]+:
[0-9a-f ]+:
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   GD0
[0-9a-f  ]+: R_FRV_32   GD0
[0-9a-f ]+:
[0-9a-f ]+:
[0-9a-f ]+:     00 00 00 10     add\.p gr0,gr16,gr0
[0-9a-f ]+:     00 00 00 10     add\.p gr0,gr16,gr0
[0-9a-f  ]+: R_FRV_32   \.got
[0-9a-f  ]+: R_FRV_32   \.got
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f  ]+: R_FRV_32   \.text
[0-9a-f  ]+: R_FRV_32   \.text
Disassembly of section \.got:
Disassembly of section \.got:
[0-9a-f ]+<_GLOBAL_OFFSET_TABLE_-0x38>:
[0-9a-f ]+<_GLOBAL_OFFSET_TABLE_-0x38>:
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+<_GLOBAL_OFFSET_TABLE_>:
[0-9a-f ]+<_GLOBAL_OFFSET_TABLE_>:
        \.\.\.
        \.\.\.
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f ]+:     00 00 00 08     add\.p gr0,gr8,gr0
[0-9a-f  ]+: R_FRV_32   \.got
[0-9a-f  ]+: R_FRV_32   \.got
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   GF1
[0-9a-f  ]+: R_FRV_32   GF1
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   GF2
[0-9a-f  ]+: R_FRV_32   GF2
[0-9a-f ]+:     00 00 00 20     add\.p gr0,gr32,gr0
[0-9a-f ]+:     00 00 00 20     add\.p gr0,gr32,gr0
[0-9a-f  ]+: R_FRV_32   \.got
[0-9a-f  ]+: R_FRV_32   \.got
[0-9a-f ]+:     00 00 00 18     add\.p gr0,gr24,gr0
[0-9a-f ]+:     00 00 00 18     add\.p gr0,gr24,gr0
[0-9a-f  ]+: R_FRV_32   \.got
[0-9a-f  ]+: R_FRV_32   \.got
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   GD4
[0-9a-f  ]+: R_FRV_32   GD4
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   GF3
[0-9a-f  ]+: R_FRV_32   GF3
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.