OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-linkonce/] [zeroehl32.d] - Diff between revs 38 and 156

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
#source: x.s
#source: x.s
#source: y.s
#source: y.s
#ld: -Ttext 0xa00 -T zeroeh.ld
#ld: -Ttext 0xa00 -T zeroeh.ld
#objdump: -s
#objdump: -s
#target: cris-*-elf cris-*-linux* i?86-*-elf i?86-*-linux*
#target: cris-*-elf cris-*-linux* i?86-*-elf i?86-*-linux*
# The word at address 201c, for the linkonce-excluded section, must be zero.
# The word at address 201c, for the linkonce-excluded section, must be zero.
.*:     file format elf32.*
.*:     file format elf32.*
Contents of section \.text:
Contents of section \.text:
 0a00 080a0000 100a0000 01000000 02000000  .*
 0a00 080a0000 100a0000 01000000 02000000  .*
 0a10 03000000                             .*
 0a10 03000000                             .*
Contents of section \.gcc_except_table:
Contents of section \.gcc_except_table:
 2000 02000000 080a0000 08000000 07000000  .*
 2000 02000000 080a0000 08000000 07000000  .*
 2010 100a0000 04000000 66600000 00000000  .*
 2010 100a0000 04000000 66600000 00000000  .*
 2020 04000000                             .*
 2020 04000000                             .*
Contents of section \.eh_frame:
Contents of section \.eh_frame:
 4000 0c000000 00000000 0100017c 00000000  .*
 4000 0c000000 00000000 0100017c 00000000  .*
 4010 0c000000 14000000 080a0000 08000000  .*
 4010 0c000000 14000000 080a0000 08000000  .*
 4020 0c000000 24000000 100a0000 04000000  .*
 4020 0c000000 24000000 100a0000 04000000  .*
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.