OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-mips-elf/] [reloc-2a.s] - Diff between revs 38 and 156

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
        .globl  _start
        .globl  _start
        .globl  sdg
        .globl  sdg
        .set    noreorder
        .set    noreorder
        .ent    tstarta
        .ent    tstarta
tstarta:
tstarta:
_start:
_start:
        lui     $4,%hi(tstarta - 0x8010)
        lui     $4,%hi(tstarta - 0x8010)
        addiu   $4,$4,%lo(tstarta - 0x8010)
        addiu   $4,$4,%lo(tstarta - 0x8010)
        lui     $4,%hi(tstarta - 0x8000)
        lui     $4,%hi(tstarta - 0x8000)
        addiu   $4,$4,%lo(tstarta - 0x8000)
        addiu   $4,$4,%lo(tstarta - 0x8000)
        lui     $4,%hi(tstarta)
        lui     $4,%hi(tstarta)
        addiu   $4,$4,%lo(tstarta)
        addiu   $4,$4,%lo(tstarta)
        lui     $4,%hi(tstarta + 0x7ff0)
        lui     $4,%hi(tstarta + 0x7ff0)
        addiu   $4,$4,%lo(tstarta + 0x7ff0)
        addiu   $4,$4,%lo(tstarta + 0x7ff0)
t32a:
t32a:
        lui     $4,%hi(tstarta + 0x8010)
        lui     $4,%hi(tstarta + 0x8010)
        addiu   $4,$4,%lo(tstarta + 0x8010)
        addiu   $4,$4,%lo(tstarta + 0x8010)
 
 
        lui     $4,%hi(t32a - 0x8010)
        lui     $4,%hi(t32a - 0x8010)
        addiu   $4,$4,%lo(t32a - 0x8010)
        addiu   $4,$4,%lo(t32a - 0x8010)
        lui     $4,%hi(t32a - 0x8000)
        lui     $4,%hi(t32a - 0x8000)
        addiu   $4,$4,%lo(t32a - 0x8000)
        addiu   $4,$4,%lo(t32a - 0x8000)
        lui     $4,%hi(t32a)
        lui     $4,%hi(t32a)
        addiu   $4,$4,%lo(t32a)
        addiu   $4,$4,%lo(t32a)
        lui     $4,%hi(t32a + 0x7ff0)
        lui     $4,%hi(t32a + 0x7ff0)
        addiu   $4,$4,%lo(t32a + 0x7ff0)
        addiu   $4,$4,%lo(t32a + 0x7ff0)
        lui     $4,%hi(t32a + 0x8010)
        lui     $4,%hi(t32a + 0x8010)
        addiu   $4,$4,%lo(t32a + 0x8010)
        addiu   $4,$4,%lo(t32a + 0x8010)
 
 
        lui     $4,%hi(_start - 0x8010)
        lui     $4,%hi(_start - 0x8010)
        addiu   $4,$4,%lo(_start - 0x8010)
        addiu   $4,$4,%lo(_start - 0x8010)
        lui     $4,%hi(_start - 0x8000)
        lui     $4,%hi(_start - 0x8000)
        addiu   $4,$4,%lo(_start - 0x8000)
        addiu   $4,$4,%lo(_start - 0x8000)
        lui     $4,%hi(_start)
        lui     $4,%hi(_start)
        addiu   $4,$4,%lo(_start)
        addiu   $4,$4,%lo(_start)
        lui     $4,%hi(_start + 0x7ff0)
        lui     $4,%hi(_start + 0x7ff0)
        addiu   $4,$4,%lo(_start + 0x7ff0)
        addiu   $4,$4,%lo(_start + 0x7ff0)
        lui     $4,%hi(_start + 0x8010)
        lui     $4,%hi(_start + 0x8010)
        addiu   $4,$4,%lo(_start + 0x8010)
        addiu   $4,$4,%lo(_start + 0x8010)
 
 
        addiu   $4,$4,%gp_rel(sdg - 4)
        addiu   $4,$4,%gp_rel(sdg - 4)
        addiu   $4,$4,%gp_rel(sdg)
        addiu   $4,$4,%gp_rel(sdg)
        addiu   $4,$4,%gp_rel(sdg + 4)
        addiu   $4,$4,%gp_rel(sdg + 4)
 
 
        addiu   $4,$4,%gp_rel(sdla - 4)
        addiu   $4,$4,%gp_rel(sdla - 4)
        addiu   $4,$4,%gp_rel(sdla)
        addiu   $4,$4,%gp_rel(sdla)
        addiu   $4,$4,%gp_rel(sdla + 4)
        addiu   $4,$4,%gp_rel(sdla + 4)
 
 
        jal     tstarta - 4
        jal     tstarta - 4
        nop
        nop
        jal     tstarta
        jal     tstarta
        nop
        nop
        jal     tstarta + 4
        jal     tstarta + 4
        nop
        nop
 
 
        jal     t32a - 4
        jal     t32a - 4
        nop
        nop
        jal     t32a
        jal     t32a
        nop
        nop
        jal     t32a + 4
        jal     t32a + 4
        nop
        nop
 
 
        jal     _start - 4
        jal     _start - 4
        nop
        nop
        jal     _start
        jal     _start
        nop
        nop
        jal     _start + 4
        jal     _start + 4
        nop
        nop
 
 
        .org    0xfff0
        .org    0xfff0
 
 
        .end    tstarta
        .end    tstarta
 
 
        .section .sdata
        .section .sdata
        .space  16
        .space  16
sdg:
sdg:
sdla:
sdla:
        .space  16
        .space  16
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.