OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-mips-elf/] [tls-multi-got-1.d] - Diff between revs 38 and 156

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
.*:     file format elf32-tradbigmips
.*:     file format elf32-tradbigmips
Disassembly of section .text:
Disassembly of section .text:
#...
#...
[0-9a-f]+ :
[0-9a-f]+ :
   [0-9a-f]+:   27841c64        addiu   a0,gp,7268
   [0-9a-f]+:   27841c64        addiu   a0,gp,7268
   [0-9a-f]+:   27841c58        addiu   a0,gp,7256
   [0-9a-f]+:   27841c58        addiu   a0,gp,7256
   [0-9a-f]+:   24441c60        addiu   a0,v0,7264
   [0-9a-f]+:   24441c60        addiu   a0,v0,7264
   [0-9a-f]+:   00000000        nop
   [0-9a-f]+:   00000000        nop
[0-9a-f]+ :
[0-9a-f]+ :
#...
#...
[0-9a-f]+ :
[0-9a-f]+ :
   [0-9a-f]+:   27841c64        addiu   a0,gp,7268
   [0-9a-f]+:   27841c64        addiu   a0,gp,7268
   [0-9a-f]+:   27841c58        addiu   a0,gp,7256
   [0-9a-f]+:   27841c58        addiu   a0,gp,7256
   [0-9a-f]+:   24441c60        addiu   a0,v0,7264
   [0-9a-f]+:   24441c60        addiu   a0,v0,7264
   [0-9a-f]+:   00000000        nop
   [0-9a-f]+:   00000000        nop
#pass
#pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.