OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-mips-elf/] [tlsdyn-o32.d] - Diff between revs 38 and 156

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
.*:     file format elf32-tradbigmips
.*:     file format elf32-tradbigmips
Disassembly of section .text:
Disassembly of section .text:
.* <__start>:
.* <__start>:
  .*:   3c1c0fc0        lui     gp,0xfc0
  .*:   3c1c0fc0        lui     gp,0xfc0
  .*:   279c7ba0        addiu   gp,gp,31648
  .*:   279c7ba0        addiu   gp,gp,31648
  .*:   0399e021        addu    gp,gp,t9
  .*:   0399e021        addu    gp,gp,t9
  .*:   27bdfff0        addiu   sp,sp,-16
  .*:   27bdfff0        addiu   sp,sp,-16
  .*:   afbe0008        sw      s8,8\(sp\)
  .*:   afbe0008        sw      s8,8\(sp\)
  .*:   03a0f021        move    s8,sp
  .*:   03a0f021        move    s8,sp
  .*:   afbc0000        sw      gp,0\(sp\)
  .*:   afbc0000        sw      gp,0\(sp\)
  .*:   8f998018        lw      t9,-32744\(gp\)
  .*:   8f998018        lw      t9,-32744\(gp\)
  .*:   27848024        addiu   a0,gp,-32732
  .*:   27848024        addiu   a0,gp,-32732
  .*:   0320f809        jalr    t9
  .*:   0320f809        jalr    t9
  .*:   00000000        nop
  .*:   00000000        nop
  .*:   8fdc0000        lw      gp,0\(s8\)
  .*:   8fdc0000        lw      gp,0\(s8\)
  .*:   00000000        nop
  .*:   00000000        nop
  .*:   8f998018        lw      t9,-32744\(gp\)
  .*:   8f998018        lw      t9,-32744\(gp\)
  .*:   27848034        addiu   a0,gp,-32716
  .*:   27848034        addiu   a0,gp,-32716
  .*:   0320f809        jalr    t9
  .*:   0320f809        jalr    t9
  .*:   00000000        nop
  .*:   00000000        nop
  .*:   8fdc0000        lw      gp,0\(s8\)
  .*:   8fdc0000        lw      gp,0\(s8\)
  .*:   00000000        nop
  .*:   00000000        nop
  .*:   8f998018        lw      t9,-32744\(gp\)
  .*:   8f998018        lw      t9,-32744\(gp\)
  .*:   2784801c        addiu   a0,gp,-32740
  .*:   2784801c        addiu   a0,gp,-32740
  .*:   0320f809        jalr    t9
  .*:   0320f809        jalr    t9
  .*:   00000000        nop
  .*:   00000000        nop
  .*:   8fdc0000        lw      gp,0\(s8\)
  .*:   8fdc0000        lw      gp,0\(s8\)
  .*:   00401021        move    v0,v0
  .*:   00401021        move    v0,v0
  .*:   3c030000        lui     v1,0x0
  .*:   3c030000        lui     v1,0x0
  .*:   24638000        addiu   v1,v1,-32768
  .*:   24638000        addiu   v1,v1,-32768
  .*:   00621821        addu    v1,v1,v0
  .*:   00621821        addu    v1,v1,v0
  .*:   7c02283b        rdhwr   v0,\$5
  .*:   7c02283b        rdhwr   v0,\$5
  .*:   8f838030        lw      v1,-32720\(gp\)
  .*:   8f838030        lw      v1,-32720\(gp\)
  .*:   00000000        nop
  .*:   00000000        nop
  .*:   00621821        addu    v1,v1,v0
  .*:   00621821        addu    v1,v1,v0
  .*:   8f83802c        lw      v1,-32724\(gp\)
  .*:   8f83802c        lw      v1,-32724\(gp\)
  .*:   00000000        nop
  .*:   00000000        nop
  .*:   00621821        addu    v1,v1,v0
  .*:   00621821        addu    v1,v1,v0
  .*:   7c02283b        rdhwr   v0,\$5
  .*:   7c02283b        rdhwr   v0,\$5
  .*:   3c030000        lui     v1,0x0
  .*:   3c030000        lui     v1,0x0
  .*:   24639004        addiu   v1,v1,-28668
  .*:   24639004        addiu   v1,v1,-28668
  .*:   00621821        addu    v1,v1,v0
  .*:   00621821        addu    v1,v1,v0
  .*:   03c0e821        move    sp,s8
  .*:   03c0e821        move    sp,s8
  .*:   8fbe0008        lw      s8,8\(sp\)
  .*:   8fbe0008        lw      s8,8\(sp\)
  .*:   03e00008        jr      ra
  .*:   03e00008        jr      ra
  .*:   27bd0010        addiu   sp,sp,16
  .*:   27bd0010        addiu   sp,sp,16
.* <__tls_get_addr>:
.* <__tls_get_addr>:
  .*:   03e00008        jr      ra
  .*:   03e00008        jr      ra
  .*:   00000000        nop
  .*:   00000000        nop
        ...
        ...
Disassembly of section .MIPS.stubs:
Disassembly of section .MIPS.stubs:
.* <.MIPS.stubs>:
.* <.MIPS.stubs>:
        ...
        ...
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.