OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-mmix/] [greg-3.d] - Diff between revs 38 and 156

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
#source: greg-1.s
#source: greg-1.s
#source: gregget1.s
#source: gregget1.s
#source: start.s
#source: start.s
#source: a.s
#source: a.s
#as: -x
#as: -x
#ld: -m elf64mmix
#ld: -m elf64mmix
#objdump: -dt
#objdump: -dt
# A greg usage with an expanding insn.  The register reloc must be
# A greg usage with an expanding insn.  The register reloc must be
# evaluated before the expanding reloc.  Here, it doesn't appear in the
# evaluated before the expanding reloc.  Here, it doesn't appear in the
# wrong order, and it doesn't seem like they would naturally appear in the
# wrong order, and it doesn't seem like they would naturally appear in the
# wrong order, but anyway.
# wrong order, but anyway.
.*:     file format elf64-mmix
.*:     file format elf64-mmix
SYMBOL TABLE:
SYMBOL TABLE:
0+ l    d  \.text       0+ (|\.text)
0+ l    d  \.text       0+ (|\.text)
0+7f0 l    d  \.MMIX\.reg_contents      0+ (|\.MMIX\.reg_contents)
0+7f0 l    d  \.MMIX\.reg_contents      0+ (|\.MMIX\.reg_contents)
0+10 g       \.text     0+ _start
0+10 g       \.text     0+ _start
0+fe g       \*REG\*    0+ areg
0+fe g       \*REG\*    0+ areg
#...
#...
0+14 g       \.text     0+ a
0+14 g       \.text     0+ a
Disassembly of section \.text:
Disassembly of section \.text:
0+ <_start-0x10>:
0+ <_start-0x10>:
   0:   e3fe0014        setl \$254,0x14
   0:   e3fe0014        setl \$254,0x14
   4:   e6fe0000        incml \$254,0x0
   4:   e6fe0000        incml \$254,0x0
   8:   e5fe0000        incmh \$254,0x0
   8:   e5fe0000        incmh \$254,0x0
   c:   e4fe0000        inch \$254,0x0
   c:   e4fe0000        inch \$254,0x0
0+10 <_start>:
0+10 <_start>:
  10:   e3fd0001        setl \$253,0x1
  10:   e3fd0001        setl \$253,0x1
0+14 :
0+14 :
  14:   e3fd0004        setl \$253,0x4
  14:   e3fd0004        setl \$253,0x4
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.