OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-scripts/] [expr1.t] - Diff between revs 38 and 156

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156 
ENTRY(RAM)
 
ENTRY(RAM)
 
MEMORY
 
MEMORY
 
{
 
{
 
  ram (rwx) : ORIGIN = 0, LENGTH = 0x1000000
 
  ram (rwx) : ORIGIN = 0, LENGTH = 0x1000000
 
}
 
}
 
SECTIONS
 
SECTIONS
 
{
 
{
 
.text : { } >ram
 
.text : { } >ram
 
}
 
}
 
RAM = ADDR(ram);
 
RAM = ADDR(ram);
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.