OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-sparc/] [gotop32.dd] - Diff between revs 38 and 156

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
#source: gotop32.s
#source: gotop32.s
#as: --32 -K PIC
#as: --32 -K PIC
#ld: -shared -melf32_sparc
#ld: -shared -melf32_sparc
#objdump: -drj.text
#objdump: -drj.text
#target: sparc*-*-*
#target: sparc*-*-*
.*: +file format elf32-sparc
.*: +file format elf32-sparc
Disassembly of section .text:
Disassembly of section .text:
00001000 :
00001000 :
 +1000: 81 c3 e0 08     retl *
 +1000: 81 c3 e0 08     retl *
 +1004: ae 03 c0 17     add  %o7, %l7, %l7
 +1004: ae 03 c0 17     add  %o7, %l7, %l7
00001008 :
00001008 :
 +1008: 9d e3 bf 98     save  %sp, -104, %sp
 +1008: 9d e3 bf 98     save  %sp, -104, %sp
 +100c: 2f 00 00 44     sethi  %hi\(0x11000\), %l7
 +100c: 2f 00 00 44     sethi  %hi\(0x11000\), %l7
 +1010: 7f ff ff fc     call  1000 <_.*>
 +1010: 7f ff ff fc     call  1000 <_.*>
 +1014: ae 05 e0 60     add  %l7, 0x60, %l7     ! 11060 <.*>
 +1014: ae 05 e0 60     add  %l7, 0x60, %l7     ! 11060 <.*>
 +1018: 01 00 00 00     nop *
 +1018: 01 00 00 00     nop *
 +101c: 23 00 00 04     sethi  %hi\(0x1000\), %l1
 +101c: 23 00 00 04     sethi  %hi\(0x1000\), %l1
 +1020: 01 00 00 00     nop *
 +1020: 01 00 00 00     nop *
 +1024: a2 1c 60 04     xor  %l1, 4, %l1
 +1024: a2 1c 60 04     xor  %l1, 4, %l1
 +1028: 01 00 00 00     nop *
 +1028: 01 00 00 00     nop *
 +102c: f0 05 c0 11     ld  \[ %l7 \+ %l1 \], %i0
 +102c: f0 05 c0 11     ld  \[ %l7 \+ %l1 \], %i0
 +1030: 01 00 00 00     nop *
 +1030: 01 00 00 00     nop *
 +1034: 81 c7 e0 08     ret
 +1034: 81 c7 e0 08     ret
 +1038: 81 e8 00 00     restore
 +1038: 81 e8 00 00     restore
#pass
#pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.