OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [arm/] [semi.h] - Diff between revs 38 and 154

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 154
/* Definitions of target machine for GNU compiler.  ARM on semi-hosted platform
/* Definitions of target machine for GNU compiler.  ARM on semi-hosted platform
   Copyright (C) 1994, 1995, 1996, 1997, 2001, 2004, 2005, 2007
   Copyright (C) 1994, 1995, 1996, 1997, 2001, 2004, 2005, 2007
   Free Software Foundation, Inc.
   Free Software Foundation, Inc.
   Contributed by Richard Earnshaw (richard.earnshaw@arm.com)
   Contributed by Richard Earnshaw (richard.earnshaw@arm.com)
 
 
   This file is part of GCC.
   This file is part of GCC.
 
 
   GCC is free software; you can redistribute it and/or modify it
   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published
   under the terms of the GNU General Public License as published
   by the Free Software Foundation; either version 3, or (at your
   by the Free Software Foundation; either version 3, or (at your
   option) any later version.
   option) any later version.
 
 
   GCC is distributed in the hope that it will be useful, but WITHOUT
   GCC is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.
   License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with GCC; see the file COPYING3.  If not see
   along with GCC; see the file COPYING3.  If not see
   <http://www.gnu.org/licenses/>.  */
   <http://www.gnu.org/licenses/>.  */
 
 
#define STARTFILE_SPEC  "crt0.o%s"
#define STARTFILE_SPEC  "crt0.o%s"
 
 
#ifndef LIB_SPEC
#ifndef LIB_SPEC
#define LIB_SPEC "-lc"
#define LIB_SPEC "-lc"
#endif
#endif
 
 
#ifndef SUBTARGET_CPP_SPEC
#ifndef SUBTARGET_CPP_SPEC
#define SUBTARGET_CPP_SPEC "-D__semi__"
#define SUBTARGET_CPP_SPEC "-D__semi__"
#endif
#endif
 
 
#ifndef LINK_SPEC
#ifndef LINK_SPEC
#define LINK_SPEC "%{mbig-endian:-EB} -X"
#define LINK_SPEC "%{mbig-endian:-EB} -X"
#endif
#endif
 
 
#ifndef TARGET_VERSION
#ifndef TARGET_VERSION
#define TARGET_VERSION fputs (" (ARM/semi-hosted)", stderr);
#define TARGET_VERSION fputs (" (ARM/semi-hosted)", stderr);
#endif
#endif
 
 
#ifndef TARGET_DEFAULT_FLOAT_ABI
#ifndef TARGET_DEFAULT_FLOAT_ABI
#define TARGET_DEFAULT_FLOAT_ABI ARM_FLOAT_ABI_HARD
#define TARGET_DEFAULT_FLOAT_ABI ARM_FLOAT_ABI_HARD
#endif
#endif
 
 
#ifndef TARGET_DEFAULT
#ifndef TARGET_DEFAULT
#define TARGET_DEFAULT (MASK_APCS_FRAME)
#define TARGET_DEFAULT (MASK_APCS_FRAME)
#endif
#endif
 
 
#ifndef SUBTARGET_EXTRA_SPECS
#ifndef SUBTARGET_EXTRA_SPECS
#define SUBTARGET_EXTRA_SPECS \
#define SUBTARGET_EXTRA_SPECS \
  { "subtarget_extra_asm_spec", SUBTARGET_EXTRA_ASM_SPEC },
  { "subtarget_extra_asm_spec", SUBTARGET_EXTRA_ASM_SPEC },
#endif
#endif
 
 
#ifndef SUBTARGET_EXTRA_ASM_SPEC
#ifndef SUBTARGET_EXTRA_ASM_SPEC
#define SUBTARGET_EXTRA_ASM_SPEC ""
#define SUBTARGET_EXTRA_ASM_SPEC ""
#endif
#endif
 
 
/* The compiler supports PIC code generation, even though the binutils
/* The compiler supports PIC code generation, even though the binutils
   may not.  If we are asked to compile position independent code, we
   may not.  If we are asked to compile position independent code, we
   always pass -k to the assembler.  If it doesn't recognize it, then
   always pass -k to the assembler.  If it doesn't recognize it, then
   it will barf, which probably means that it doesn't know how to
   it will barf, which probably means that it doesn't know how to
   assemble PIC code.  This is what we want, since otherwise tools
   assemble PIC code.  This is what we want, since otherwise tools
   may incorrectly assume we support PIC compilation even if the
   may incorrectly assume we support PIC compilation even if the
   binutils can't.  */
   binutils can't.  */
#ifndef ASM_SPEC
#ifndef ASM_SPEC
#define ASM_SPEC "\
#define ASM_SPEC "\
%{fpic|fpie: -k} %{fPIC|fPIE: -k} \
%{fpic|fpie: -k} %{fPIC|fPIE: -k} \
%{mbig-endian:-EB} \
%{mbig-endian:-EB} \
%{mcpu=*:-mcpu=%*} \
%{mcpu=*:-mcpu=%*} \
%{march=*:-march=%*} \
%{march=*:-march=%*} \
%{mapcs-float:-mfloat} \
%{mapcs-float:-mfloat} \
%{msoft-float:-mfloat-abi=soft} %{mhard-float:-mfloat-abi=hard} \
%{msoft-float:-mfloat-abi=soft} %{mhard-float:-mfloat-abi=hard} \
%{mfloat-abi=*} %{mfpu=*} \
%{mfloat-abi=*} %{mfpu=*} \
%{mthumb-interwork:-mthumb-interwork} \
%{mthumb-interwork:-mthumb-interwork} \
%(subtarget_extra_asm_spec)"
%(subtarget_extra_asm_spec)"
#endif
#endif
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.