OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [fr30/] [predicates.md] - Diff between revs 38 and 154

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 154
;; Predicate definitions for FR30.
;; Predicate definitions for FR30.
;; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
;; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
;;
;;
;; This file is part of GCC.
;; This file is part of GCC.
;;
;;
;; GCC is free software; you can redistribute it and/or modify
;; GCC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 3, or (at your option)
;; the Free Software Foundation; either version 3, or (at your option)
;; any later version.
;; any later version.
;;
;;
;; GCC is distributed in the hope that it will be useful,
;; GCC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
;; GNU General Public License for more details.
;; GNU General Public License for more details.
;;
;;
;; You should have received a copy of the GNU General Public License
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3.  If not see
;; along with GCC; see the file COPYING3.  If not see
;; .
;; .
;; Returns true if OP is an integer value suitable for use in an
;; Returns true if OP is an integer value suitable for use in an
;; ADDSP instruction.
;; ADDSP instruction.
(define_predicate "stack_add_operand"
(define_predicate "stack_add_operand"
  (match_code "const_int")
  (match_code "const_int")
{
{
  return
  return
    (GET_CODE (op) == CONST_INT
    (GET_CODE (op) == CONST_INT
     && INTVAL (op) >= -512
     && INTVAL (op) >= -512
     && INTVAL (op) <=  508
     && INTVAL (op) <=  508
     && ((INTVAL (op) & 3) == 0));
     && ((INTVAL (op) & 3) == 0));
})
})
;; Returns true if OP is hard register in the range 8 - 15.
;; Returns true if OP is hard register in the range 8 - 15.
(define_predicate "high_register_operand"
(define_predicate "high_register_operand"
  (match_code "reg")
  (match_code "reg")
{
{
  return
  return
    (GET_CODE (op) == REG
    (GET_CODE (op) == REG
     && REGNO (op) <= 15
     && REGNO (op) <= 15
     && REGNO (op) >= 8);
     && REGNO (op) >= 8);
})
})
;; Returns true if OP is hard register in the range 0 - 7.
;; Returns true if OP is hard register in the range 0 - 7.
(define_predicate "low_register_operand"
(define_predicate "low_register_operand"
  (match_code "reg")
  (match_code "reg")
{
{
  return
  return
    (GET_CODE (op) == REG
    (GET_CODE (op) == REG
     && REGNO (op) <= 7);
     && REGNO (op) <= 7);
})
})
;; Returns true if OP is suitable for use in a CALL insn.
;; Returns true if OP is suitable for use in a CALL insn.
(define_predicate "call_operand"
(define_predicate "call_operand"
  (match_code "mem")
  (match_code "mem")
{
{
  return (GET_CODE (op) == MEM
  return (GET_CODE (op) == MEM
          && (GET_CODE (XEXP (op, 0)) == SYMBOL_REF
          && (GET_CODE (XEXP (op, 0)) == SYMBOL_REF
              || GET_CODE (XEXP (op, 0)) == REG));
              || GET_CODE (XEXP (op, 0)) == REG));
})
})
;; Returns TRUE if OP is a valid operand of a DImode operation.
;; Returns TRUE if OP is a valid operand of a DImode operation.
(define_predicate "di_operand"
(define_predicate "di_operand"
  (match_code "const_int,const_double,reg,mem")
  (match_code "const_int,const_double,reg,mem")
{
{
  if (register_operand (op, mode))
  if (register_operand (op, mode))
    return TRUE;
    return TRUE;
  if (mode != VOIDmode && GET_MODE (op) != VOIDmode && GET_MODE (op) != DImode)
  if (mode != VOIDmode && GET_MODE (op) != VOIDmode && GET_MODE (op) != DImode)
    return FALSE;
    return FALSE;
  if (GET_CODE (op) == SUBREG)
  if (GET_CODE (op) == SUBREG)
    op = SUBREG_REG (op);
    op = SUBREG_REG (op);
  switch (GET_CODE (op))
  switch (GET_CODE (op))
    {
    {
    case CONST_DOUBLE:
    case CONST_DOUBLE:
    case CONST_INT:
    case CONST_INT:
      return TRUE;
      return TRUE;
    case MEM:
    case MEM:
      return memory_address_p (DImode, XEXP (op, 0));
      return memory_address_p (DImode, XEXP (op, 0));
    default:
    default:
      return FALSE;
      return FALSE;
    }
    }
})
})
;; Returns TRUE if OP is a DImode register or MEM.
;; Returns TRUE if OP is a DImode register or MEM.
(define_predicate "nonimmediate_di_operand"
(define_predicate "nonimmediate_di_operand"
  (match_code "reg,mem")
  (match_code "reg,mem")
{
{
  if (register_operand (op, mode))
  if (register_operand (op, mode))
    return TRUE;
    return TRUE;
  if (mode != VOIDmode && GET_MODE (op) != VOIDmode && GET_MODE (op) != DImode)
  if (mode != VOIDmode && GET_MODE (op) != VOIDmode && GET_MODE (op) != DImode)
    return FALSE;
    return FALSE;
  if (GET_CODE (op) == SUBREG)
  if (GET_CODE (op) == SUBREG)
    op = SUBREG_REG (op);
    op = SUBREG_REG (op);
  if (GET_CODE (op) == MEM)
  if (GET_CODE (op) == MEM)
    return memory_address_p (DImode, XEXP (op, 0));
    return memory_address_p (DImode, XEXP (op, 0));
  return FALSE;
  return FALSE;
})
})
;; Returns true if OP is an integer value suitable for use in an ADD
;; Returns true if OP is an integer value suitable for use in an ADD
;; or ADD2 instruction, or if it is a register.
;; or ADD2 instruction, or if it is a register.
(define_predicate "add_immediate_operand"
(define_predicate "add_immediate_operand"
  (match_code "reg,const_int")
  (match_code "reg,const_int")
{
{
  return
  return
    (GET_CODE (op) == REG
    (GET_CODE (op) == REG
     || (GET_CODE (op) == CONST_INT
     || (GET_CODE (op) == CONST_INT
         && INTVAL (op) >= -16
         && INTVAL (op) >= -16
         && INTVAL (op) <=  15));
         && INTVAL (op) <=  15));
})
})
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.