Subversion Repositories openrisc_me

;; Itanium2 DFA descriptions for insn scheduling and bundling.

;; Itanium2 DFA descriptions for insn scheduling and bundling.

;; Copyright (C) 2002, 2004, 2005, 2007 Free Software Foundation, Inc.

;; Copyright (C) 2002, 2004, 2005, 2007 Free Software Foundation, Inc.

;; Contributed by Vladimir Makarov .

;; Contributed by Vladimir Makarov .

;;

;;

;; This file is part of GCC.

;; This file is part of GCC.

;;

;;

;; GCC is free software; you can redistribute it and/or modify

;; GCC is free software; you can redistribute it and/or modify

;; it under the terms of the GNU General Public License as published by

;; it under the terms of the GNU General Public License as published by

;; the Free Software Foundation; either version 3, or (at your option)

;; the Free Software Foundation; either version 3, or (at your option)

;; any later version.

;; any later version.

;;

;;

;; GCC is distributed in the hope that it will be useful,

;; GCC is distributed in the hope that it will be useful,

;; but WITHOUT ANY WARRANTY; without even the implied warranty of

;; but WITHOUT ANY WARRANTY; without even the implied warranty of

;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

;; GNU General Public License for more details.

;; GNU General Public License for more details.

;;

;;

;; You should have received a copy of the GNU General Public License

;; You should have received a copy of the GNU General Public License

;; along with GCC; see the file COPYING3.  If not see

;; along with GCC; see the file COPYING3.  If not see

;; .  */

;; .  */

;;

;;

/* This is description of pipeline hazards based on DFA.  The

/* This is description of pipeline hazards based on DFA.  The

   following constructions can be used for this:

   following constructions can be used for this:

   o define_cpu_unit string [string]) describes a cpu functional unit

   o define_cpu_unit string [string]) describes a cpu functional unit

     (separated by comma).

     (separated by comma).

     1st operand: Names of cpu function units.

     1st operand: Names of cpu function units.

     2nd operand: Name of automaton (see comments for

     2nd operand: Name of automaton (see comments for

     DEFINE_AUTOMATON).

     DEFINE_AUTOMATON).

     All define_reservations and define_cpu_units should have unique

     All define_reservations and define_cpu_units should have unique

     names which cannot be "nothing".

     names which cannot be "nothing".

   o (exclusion_set string string) means that each CPU function unit

   o (exclusion_set string string) means that each CPU function unit

     in the first string cannot be reserved simultaneously with each

     in the first string cannot be reserved simultaneously with each

     unit whose name is in the second string and vise versa.  CPU

     unit whose name is in the second string and vise versa.  CPU

     units in the string are separated by commas. For example, it is

     units in the string are separated by commas. For example, it is

     useful for description CPU with fully pipelined floating point

     useful for description CPU with fully pipelined floating point

     functional unit which can execute simultaneously only single

     functional unit which can execute simultaneously only single

     floating point insns or only double floating point insns.

     floating point insns or only double floating point insns.

   o (presence_set string string) means that each CPU function unit in

   o (presence_set string string) means that each CPU function unit in

     the first string cannot be reserved unless at least one of

     the first string cannot be reserved unless at least one of

     pattern of units whose names are in the second string is

     pattern of units whose names are in the second string is

     reserved.  This is an asymmetric relation.  CPU units or unit

     reserved.  This is an asymmetric relation.  CPU units or unit

     patterns in the strings are separated by commas.  Pattern is one

     patterns in the strings are separated by commas.  Pattern is one

     unit name or unit names separated by white-spaces.

     unit name or unit names separated by white-spaces.

     For example, it is useful for description that slot1 is reserved

     For example, it is useful for description that slot1 is reserved

     after slot0 reservation for a VLIW processor.  We could describe

     after slot0 reservation for a VLIW processor.  We could describe

     it by the following construction

     it by the following construction

         (presence_set "slot1" "slot0")

         (presence_set "slot1" "slot0")

     Or slot1 is reserved only after slot0 and unit b0 reservation.

     Or slot1 is reserved only after slot0 and unit b0 reservation.

     In this case we could write

     In this case we could write

         (presence_set "slot1" "slot0 b0")

         (presence_set "slot1" "slot0 b0")

     All CPU functional units in a set should belong to the same

     All CPU functional units in a set should belong to the same

     automaton.

     automaton.

   o (final_presence_set string string) is analogous to

   o (final_presence_set string string) is analogous to

     `presence_set'.  The difference between them is when checking is

     `presence_set'.  The difference between them is when checking is

     done.  When an instruction is issued in given automaton state

     done.  When an instruction is issued in given automaton state

     reflecting all current and planned unit reservations, the

     reflecting all current and planned unit reservations, the

     automaton state is changed.  The first state is a source state,

     automaton state is changed.  The first state is a source state,

     the second one is a result state.  Checking for `presence_set' is

     the second one is a result state.  Checking for `presence_set' is

     done on the source state reservation, checking for

     done on the source state reservation, checking for

     `final_presence_set' is done on the result reservation.  This

     `final_presence_set' is done on the result reservation.  This

     construction is useful to describe a reservation which is

     construction is useful to describe a reservation which is

     actually two subsequent reservations.  For example, if we use

     actually two subsequent reservations.  For example, if we use

         (presence_set "slot1" "slot0")

         (presence_set "slot1" "slot0")

     the following insn will be never issued (because slot1 requires

     the following insn will be never issued (because slot1 requires

     slot0 which is absent in the source state).

     slot0 which is absent in the source state).

         (define_reservation "insn_and_nop" "slot0 + slot1")

         (define_reservation "insn_and_nop" "slot0 + slot1")

     but it can be issued if we use analogous `final_presence_set'.

     but it can be issued if we use analogous `final_presence_set'.

   o (absence_set string string) means that each CPU function unit in

   o (absence_set string string) means that each CPU function unit in

     the first string can be reserved only if each pattern of units

     the first string can be reserved only if each pattern of units

     whose names are in the second string is not reserved.  This is an

     whose names are in the second string is not reserved.  This is an

     asymmetric relation (actually exclusion set is analogous to this

     asymmetric relation (actually exclusion set is analogous to this

     one but it is symmetric).  CPU units or unit patterns in the

     one but it is symmetric).  CPU units or unit patterns in the

     string are separated by commas.  Pattern is one unit name or unit

     string are separated by commas.  Pattern is one unit name or unit

     names separated by white-spaces.

     names separated by white-spaces.

     For example, it is useful for description that slot0 cannot be

     For example, it is useful for description that slot0 cannot be

     reserved after slot1 or slot2 reservation for a VLIW processor.

     reserved after slot1 or slot2 reservation for a VLIW processor.

     We could describe it by the following construction

     We could describe it by the following construction

        (absence_set "slot2" "slot0, slot1")

        (absence_set "slot2" "slot0, slot1")

     Or slot2 cannot be reserved if slot0 and unit b0 are reserved or

     Or slot2 cannot be reserved if slot0 and unit b0 are reserved or

     slot1 and unit b1 are reserved .  In this case we could write

     slot1 and unit b1 are reserved .  In this case we could write

        (absence_set "slot2" "slot0 b0, slot1 b1")

        (absence_set "slot2" "slot0 b0, slot1 b1")

     All CPU functional units in a set should to belong the same

     All CPU functional units in a set should to belong the same

     automaton.

     automaton.

   o (final_absence_set string string) is analogous to `absence_set' but

   o (final_absence_set string string) is analogous to `absence_set' but

     checking is done on the result (state) reservation.  See comments

     checking is done on the result (state) reservation.  See comments

     for final_presence_set.

     for final_presence_set.

   o (define_bypass number out_insn_names in_insn_names) names bypass with

   o (define_bypass number out_insn_names in_insn_names) names bypass with

     given latency (the first number) from insns given by the first

     given latency (the first number) from insns given by the first

     string (see define_insn_reservation) into insns given by the

     string (see define_insn_reservation) into insns given by the

     second string.  Insn names in the strings are separated by

     second string.  Insn names in the strings are separated by

     commas.

     commas.

   o (define_automaton string) describes names of an automaton

   o (define_automaton string) describes names of an automaton

     generated and used for pipeline hazards recognition.  The names

     generated and used for pipeline hazards recognition.  The names

     are separated by comma.  Actually it is possibly to generate the

     are separated by comma.  Actually it is possibly to generate the

     single automaton but unfortunately it can be very large.  If we

     single automaton but unfortunately it can be very large.  If we

     use more one automata, the summary size of the automata usually

     use more one automata, the summary size of the automata usually

     is less than the single one.  The automaton name is used in

     is less than the single one.  The automaton name is used in

     define_cpu_unit.  All automata should have unique names.

     define_cpu_unit.  All automata should have unique names.

   o (automata_option string) describes option for generation of

   o (automata_option string) describes option for generation of

     automata.  Currently there are the following options:

     automata.  Currently there are the following options:

     o "no-minimization" which makes no minimization of automata.

     o "no-minimization" which makes no minimization of automata.

       This is only worth to do when we are debugging the description

       This is only worth to do when we are debugging the description

       and need to look more accurately at reservations of states.

       and need to look more accurately at reservations of states.

     o "ndfa" which makes automata with nondetermenistic reservation

     o "ndfa" which makes automata with nondetermenistic reservation

        by insns.

        by insns.

   o (define_reservation string string) names reservation (the first

   o (define_reservation string string) names reservation (the first

     string) of cpu functional units (the 2nd string).  Sometimes unit

     string) of cpu functional units (the 2nd string).  Sometimes unit

     reservations for different insns contain common parts.  In such

     reservations for different insns contain common parts.  In such

     case, you describe common part and use one its name (the 1st

     case, you describe common part and use one its name (the 1st

     parameter) in regular expression in define_insn_reservation.  All

     parameter) in regular expression in define_insn_reservation.  All

     define_reservations, define results and define_cpu_units should

     define_reservations, define results and define_cpu_units should

     have unique names which cannot be "nothing".

     have unique names which cannot be "nothing".

   o (define_insn_reservation name default_latency condition regexpr)

   o (define_insn_reservation name default_latency condition regexpr)

     describes reservation of cpu functional units (the 3nd operand)

     describes reservation of cpu functional units (the 3nd operand)

     for instruction which is selected by the condition (the 2nd

     for instruction which is selected by the condition (the 2nd

     parameter).  The first parameter is used for output of debugging

     parameter).  The first parameter is used for output of debugging

     information.  The reservations are described by a regular

     information.  The reservations are described by a regular

     expression according the following syntax:

     expression according the following syntax:

       regexp = regexp "," oneof

       regexp = regexp "," oneof

              | oneof

              | oneof

       oneof = oneof "|" allof

       oneof = oneof "|" allof

             | allof

             | allof

       allof = allof "+" repeat

       allof = allof "+" repeat

             | repeat

             | repeat

       repeat = element "*" number

       repeat = element "*" number

              | element

              | element

       element = cpu_function_name

       element = cpu_function_name

               | reservation_name

               | reservation_name

               | result_name

               | result_name

               | "nothing"

               | "nothing"

               | "(" regexp ")"

               | "(" regexp ")"

       1. "," is used for describing start of the next cycle in

       1. "," is used for describing start of the next cycle in

          reservation.

          reservation.

       2. "|" is used for describing the reservation described by the

       2. "|" is used for describing the reservation described by the

          first regular expression *or* the reservation described by

          first regular expression *or* the reservation described by

          the second regular expression *or* etc.

          the second regular expression *or* etc.

       3. "+" is used for describing the reservation described by the

       3. "+" is used for describing the reservation described by the

          first regular expression *and* the reservation described by

          first regular expression *and* the reservation described by

          the second regular expression *and* etc.

          the second regular expression *and* etc.

       4. "*" is used for convenience and simply means sequence in

       4. "*" is used for convenience and simply means sequence in

          which the regular expression are repeated NUMBER times with

          which the regular expression are repeated NUMBER times with

          cycle advancing (see ",").

          cycle advancing (see ",").

       5. cpu function unit name which means reservation.

       5. cpu function unit name which means reservation.

       6. reservation name -- see define_reservation.

       6. reservation name -- see define_reservation.

       7. string "nothing" means no units reservation.

       7. string "nothing" means no units reservation.

*/

*/

(define_automaton "two")

(define_automaton "two")

;;   All possible combinations of bundles/syllables

;;   All possible combinations of bundles/syllables

(define_cpu_unit "2_0m.ii, 2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

(define_cpu_unit "2_0m.ii, 2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

                  2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx" "two")

                  2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx" "two")

(define_cpu_unit "2_0mi.i, 2_0mm.i, 2_0mf.i, 2_0mm.f, 2_0bb.b, 2_0mb.b,\

(define_cpu_unit "2_0mi.i, 2_0mm.i, 2_0mf.i, 2_0mm.f, 2_0bb.b, 2_0mb.b,\

                  2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx." "two")

                  2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx." "two")

(define_cpu_unit "2_0mii., 2_0mmi., 2_0mfi., 2_0mmf., 2_0bbb., 2_0mbb.,\

(define_cpu_unit "2_0mii., 2_0mmi., 2_0mfi., 2_0mmf., 2_0bbb., 2_0mbb.,\

                  2_0mib., 2_0mmb., 2_0mfb." "two")

                  2_0mib., 2_0mmb., 2_0mfb." "two")

(define_cpu_unit "2_1m.ii, 2_1m.mi, 2_1m.fi, 2_1m.mf, 2_1b.bb, 2_1m.bb,\

(define_cpu_unit "2_1m.ii, 2_1m.mi, 2_1m.fi, 2_1m.mf, 2_1b.bb, 2_1m.bb,\

                  2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx" "two")

                  2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx" "two")

(define_cpu_unit "2_1mi.i, 2_1mm.i, 2_1mf.i, 2_1mm.f, 2_1bb.b, 2_1mb.b,\

(define_cpu_unit "2_1mi.i, 2_1mm.i, 2_1mf.i, 2_1mm.f, 2_1bb.b, 2_1mb.b,\

                  2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx." "two")

                  2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx." "two")

(define_cpu_unit "2_1mii., 2_1mmi., 2_1mfi., 2_1mmf., 2_1bbb., 2_1mbb.,\

(define_cpu_unit "2_1mii., 2_1mmi., 2_1mfi., 2_1mmf., 2_1bbb., 2_1mbb.,\

                  2_1mib., 2_1mmb., 2_1mfb." "two")

                  2_1mib., 2_1mmb., 2_1mfb." "two")

;; Slot 1

;; Slot 1

(exclusion_set "2_0m.ii" "2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

(exclusion_set "2_0m.ii" "2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

                          2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

                          2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.mi" "2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb, 2_0m.ib,\

(exclusion_set "2_0m.mi" "2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb, 2_0m.ib,\

                          2_0m.mb, 2_0m.fb, 2_0m.lx")

                          2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.fi" "2_0m.mf, 2_0b.bb, 2_0m.bb, 2_0m.ib, 2_0m.mb,\

(exclusion_set "2_0m.fi" "2_0m.mf, 2_0b.bb, 2_0m.bb, 2_0m.ib, 2_0m.mb,\

                          2_0m.fb, 2_0m.lx")

                          2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.mf" "2_0b.bb, 2_0m.bb, 2_0m.ib, 2_0m.mb, 2_0m.fb,\

(exclusion_set "2_0m.mf" "2_0b.bb, 2_0m.bb, 2_0m.ib, 2_0m.mb, 2_0m.fb,\

                          2_0m.lx")

                          2_0m.lx")

(exclusion_set "2_0b.bb" "2_0m.bb, 2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_0b.bb" "2_0m.bb, 2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.bb" "2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.bb" "2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.ib" "2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.ib" "2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.mb" "2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.mb" "2_0m.fb, 2_0m.lx")

(exclusion_set "2_0m.fb" "2_0m.lx")

(exclusion_set "2_0m.fb" "2_0m.lx")

;; Slot 2

;; Slot 2

(exclusion_set "2_0mi.i" "2_0mm.i, 2_0mf.i, 2_0mm.f, 2_0bb.b, 2_0mb.b,\

(exclusion_set "2_0mi.i" "2_0mm.i, 2_0mf.i, 2_0mm.f, 2_0bb.b, 2_0mb.b,\

                          2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx.")

                          2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mm.i" "2_0mf.i, 2_0mm.f, 2_0bb.b, 2_0mb.b,\

(exclusion_set "2_0mm.i" "2_0mf.i, 2_0mm.f, 2_0bb.b, 2_0mb.b,\

                          2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx.")

                          2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mf.i" "2_0mm.f, 2_0bb.b, 2_0mb.b, 2_0mi.b, 2_0mm.b,\

(exclusion_set "2_0mf.i" "2_0mm.f, 2_0bb.b, 2_0mb.b, 2_0mi.b, 2_0mm.b,\

                          2_0mf.b, 2_0mlx.")

                          2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mm.f" "2_0bb.b, 2_0mb.b, 2_0mi.b, 2_0mm.b, 2_0mf.b,\

(exclusion_set "2_0mm.f" "2_0bb.b, 2_0mb.b, 2_0mi.b, 2_0mm.b, 2_0mf.b,\

                          2_0mlx.")

                          2_0mlx.")

(exclusion_set "2_0bb.b" "2_0mb.b, 2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx.")

(exclusion_set "2_0bb.b" "2_0mb.b, 2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mb.b" "2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mb.b" "2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mi.b" "2_0mm.b, 2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mi.b" "2_0mm.b, 2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mm.b" "2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mm.b" "2_0mf.b, 2_0mlx.")

(exclusion_set "2_0mf.b" "2_0mlx.")

(exclusion_set "2_0mf.b" "2_0mlx.")

;; Slot 3

;; Slot 3

(exclusion_set "2_0mii." "2_0mmi., 2_0mfi., 2_0mmf., 2_0bbb., 2_0mbb.,\

(exclusion_set "2_0mii." "2_0mmi., 2_0mfi., 2_0mmf., 2_0bbb., 2_0mbb.,\

                          2_0mib., 2_0mmb., 2_0mfb., 2_0mlx.")

                          2_0mib., 2_0mmb., 2_0mfb., 2_0mlx.")

(exclusion_set "2_0mmi." "2_0mfi., 2_0mmf., 2_0bbb., 2_0mbb.,\

(exclusion_set "2_0mmi." "2_0mfi., 2_0mmf., 2_0bbb., 2_0mbb.,\

                          2_0mib., 2_0mmb., 2_0mfb., 2_0mlx.")

                          2_0mib., 2_0mmb., 2_0mfb., 2_0mlx.")

(exclusion_set "2_0mfi." "2_0mmf., 2_0bbb., 2_0mbb., 2_0mib., 2_0mmb.,\

(exclusion_set "2_0mfi." "2_0mmf., 2_0bbb., 2_0mbb., 2_0mib., 2_0mmb.,\

                          2_0mfb., 2_0mlx.")

                          2_0mfb., 2_0mlx.")

(exclusion_set "2_0mmf." "2_0bbb., 2_0mbb., 2_0mib., 2_0mmb., 2_0mfb.,\

(exclusion_set "2_0mmf." "2_0bbb., 2_0mbb., 2_0mib., 2_0mmb., 2_0mfb.,\

                          2_0mlx.")

                          2_0mlx.")

(exclusion_set "2_0bbb." "2_0mbb., 2_0mib., 2_0mmb., 2_0mfb., 2_0mlx.")

(exclusion_set "2_0bbb." "2_0mbb., 2_0mib., 2_0mmb., 2_0mfb., 2_0mlx.")

(exclusion_set "2_0mbb." "2_0mib., 2_0mmb., 2_0mfb., 2_0mlx.")

(exclusion_set "2_0mbb." "2_0mib., 2_0mmb., 2_0mfb., 2_0mlx.")

(exclusion_set "2_0mib." "2_0mmb., 2_0mfb., 2_0mlx.")

(exclusion_set "2_0mib." "2_0mmb., 2_0mfb., 2_0mlx.")

(exclusion_set "2_0mmb." "2_0mfb., 2_0mlx.")

(exclusion_set "2_0mmb." "2_0mfb., 2_0mlx.")

(exclusion_set "2_0mfb." "2_0mlx.")

(exclusion_set "2_0mfb." "2_0mlx.")

;; Slot 4

;; Slot 4

(exclusion_set "2_1m.ii" "2_1m.mi, 2_1m.fi, 2_1m.mf, 2_1b.bb, 2_1m.bb,\

(exclusion_set "2_1m.ii" "2_1m.mi, 2_1m.fi, 2_1m.mf, 2_1b.bb, 2_1m.bb,\

                          2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx")

                          2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.mi" "2_1m.fi, 2_1m.mf, 2_1b.bb, 2_1m.bb, 2_1m.ib,\

(exclusion_set "2_1m.mi" "2_1m.fi, 2_1m.mf, 2_1b.bb, 2_1m.bb, 2_1m.ib,\

                          2_1m.mb, 2_1m.fb, 2_1m.lx")

                          2_1m.mb, 2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.fi" "2_1m.mf, 2_1b.bb, 2_1m.bb, 2_1m.ib, 2_1m.mb,\

(exclusion_set "2_1m.fi" "2_1m.mf, 2_1b.bb, 2_1m.bb, 2_1m.ib, 2_1m.mb,\

                          2_1m.fb, 2_1m.lx")

                          2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.mf" "2_1b.bb, 2_1m.bb, 2_1m.ib, 2_1m.mb, 2_1m.fb,\

(exclusion_set "2_1m.mf" "2_1b.bb, 2_1m.bb, 2_1m.ib, 2_1m.mb, 2_1m.fb,\

                          2_1m.lx")

                          2_1m.lx")

(exclusion_set "2_1b.bb" "2_1m.bb, 2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx")

(exclusion_set "2_1b.bb" "2_1m.bb, 2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.bb" "2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.bb" "2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.ib" "2_1m.mb, 2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.ib" "2_1m.mb, 2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.mb" "2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.mb" "2_1m.fb, 2_1m.lx")

(exclusion_set "2_1m.fb" "2_1m.lx")

(exclusion_set "2_1m.fb" "2_1m.lx")

;; Slot 5

;; Slot 5

(exclusion_set "2_1mi.i" "2_1mm.i, 2_1mf.i, 2_1mm.f, 2_1bb.b, 2_1mb.b,\

(exclusion_set "2_1mi.i" "2_1mm.i, 2_1mf.i, 2_1mm.f, 2_1bb.b, 2_1mb.b,\

                          2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx.")

                          2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mm.i" "2_1mf.i, 2_1mm.f, 2_1bb.b, 2_1mb.b,\

(exclusion_set "2_1mm.i" "2_1mf.i, 2_1mm.f, 2_1bb.b, 2_1mb.b,\

                          2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx.")

                          2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mf.i" "2_1mm.f, 2_1bb.b, 2_1mb.b, 2_1mi.b, 2_1mm.b,\

(exclusion_set "2_1mf.i" "2_1mm.f, 2_1bb.b, 2_1mb.b, 2_1mi.b, 2_1mm.b,\

                          2_1mf.b, 2_1mlx.")

                          2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mm.f" "2_1bb.b, 2_1mb.b, 2_1mi.b, 2_1mm.b, 2_1mf.b,\

(exclusion_set "2_1mm.f" "2_1bb.b, 2_1mb.b, 2_1mi.b, 2_1mm.b, 2_1mf.b,\

                          2_1mlx.")

                          2_1mlx.")

(exclusion_set "2_1bb.b" "2_1mb.b, 2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx.")

(exclusion_set "2_1bb.b" "2_1mb.b, 2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mb.b" "2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mb.b" "2_1mi.b, 2_1mm.b, 2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mi.b" "2_1mm.b, 2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mi.b" "2_1mm.b, 2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mm.b" "2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mm.b" "2_1mf.b, 2_1mlx.")

(exclusion_set "2_1mf.b" "2_1mlx.")

(exclusion_set "2_1mf.b" "2_1mlx.")

;; Slot 6

;; Slot 6

(exclusion_set "2_1mii." "2_1mmi., 2_1mfi., 2_1mmf., 2_1bbb., 2_1mbb.,\

(exclusion_set "2_1mii." "2_1mmi., 2_1mfi., 2_1mmf., 2_1bbb., 2_1mbb.,\

                          2_1mib., 2_1mmb., 2_1mfb., 2_1mlx.")

                          2_1mib., 2_1mmb., 2_1mfb., 2_1mlx.")

(exclusion_set "2_1mmi." "2_1mfi., 2_1mmf., 2_1bbb., 2_1mbb.,\

(exclusion_set "2_1mmi." "2_1mfi., 2_1mmf., 2_1bbb., 2_1mbb.,\

                          2_1mib., 2_1mmb., 2_1mfb., 2_1mlx.")

                          2_1mib., 2_1mmb., 2_1mfb., 2_1mlx.")

(exclusion_set "2_1mfi." "2_1mmf., 2_1bbb., 2_1mbb., 2_1mib., 2_1mmb.,\

(exclusion_set "2_1mfi." "2_1mmf., 2_1bbb., 2_1mbb., 2_1mib., 2_1mmb.,\

                          2_1mfb., 2_1mlx.")

                          2_1mfb., 2_1mlx.")

(exclusion_set "2_1mmf." "2_1bbb., 2_1mbb., 2_1mib., 2_1mmb., 2_1mfb.,\

(exclusion_set "2_1mmf." "2_1bbb., 2_1mbb., 2_1mib., 2_1mmb., 2_1mfb.,\

                          2_1mlx.")

                          2_1mlx.")

(exclusion_set "2_1bbb." "2_1mbb., 2_1mib., 2_1mmb., 2_1mfb., 2_1mlx.")

(exclusion_set "2_1bbb." "2_1mbb., 2_1mib., 2_1mmb., 2_1mfb., 2_1mlx.")

(exclusion_set "2_1mbb." "2_1mib., 2_1mmb., 2_1mfb., 2_1mlx.")

(exclusion_set "2_1mbb." "2_1mib., 2_1mmb., 2_1mfb., 2_1mlx.")

(exclusion_set "2_1mib." "2_1mmb., 2_1mfb., 2_1mlx.")

(exclusion_set "2_1mib." "2_1mmb., 2_1mfb., 2_1mlx.")

(exclusion_set "2_1mmb." "2_1mfb., 2_1mlx.")

(exclusion_set "2_1mmb." "2_1mfb., 2_1mlx.")

(exclusion_set "2_1mfb." "2_1mlx.")

(exclusion_set "2_1mfb." "2_1mlx.")

(final_presence_set "2_0mi.i" "2_0m.ii")

(final_presence_set "2_0mi.i" "2_0m.ii")

(final_presence_set "2_0mii." "2_0mi.i")

(final_presence_set "2_0mii." "2_0mi.i")

(final_presence_set "2_1mi.i" "2_1m.ii")

(final_presence_set "2_1mi.i" "2_1m.ii")

(final_presence_set "2_1mii." "2_1mi.i")

(final_presence_set "2_1mii." "2_1mi.i")

(final_presence_set "2_0mm.i" "2_0m.mi")

(final_presence_set "2_0mm.i" "2_0m.mi")

(final_presence_set "2_0mmi." "2_0mm.i")

(final_presence_set "2_0mmi." "2_0mm.i")

(final_presence_set "2_1mm.i" "2_1m.mi")

(final_presence_set "2_1mm.i" "2_1m.mi")

(final_presence_set "2_1mmi." "2_1mm.i")

(final_presence_set "2_1mmi." "2_1mm.i")

(final_presence_set "2_0mf.i" "2_0m.fi")

(final_presence_set "2_0mf.i" "2_0m.fi")

(final_presence_set "2_0mfi." "2_0mf.i")

(final_presence_set "2_0mfi." "2_0mf.i")

(final_presence_set "2_1mf.i" "2_1m.fi")

(final_presence_set "2_1mf.i" "2_1m.fi")

(final_presence_set "2_1mfi." "2_1mf.i")

(final_presence_set "2_1mfi." "2_1mf.i")

(final_presence_set "2_0mm.f" "2_0m.mf")

(final_presence_set "2_0mm.f" "2_0m.mf")

(final_presence_set "2_0mmf." "2_0mm.f")

(final_presence_set "2_0mmf." "2_0mm.f")

(final_presence_set "2_1mm.f" "2_1m.mf")

(final_presence_set "2_1mm.f" "2_1m.mf")

(final_presence_set "2_1mmf." "2_1mm.f")

(final_presence_set "2_1mmf." "2_1mm.f")

(final_presence_set "2_0bb.b" "2_0b.bb")

(final_presence_set "2_0bb.b" "2_0b.bb")

(final_presence_set "2_0bbb." "2_0bb.b")

(final_presence_set "2_0bbb." "2_0bb.b")

(final_presence_set "2_1bb.b" "2_1b.bb")

(final_presence_set "2_1bb.b" "2_1b.bb")

(final_presence_set "2_1bbb." "2_1bb.b")

(final_presence_set "2_1bbb." "2_1bb.b")

(final_presence_set "2_0mb.b" "2_0m.bb")

(final_presence_set "2_0mb.b" "2_0m.bb")

(final_presence_set "2_0mbb." "2_0mb.b")

(final_presence_set "2_0mbb." "2_0mb.b")

(final_presence_set "2_1mb.b" "2_1m.bb")

(final_presence_set "2_1mb.b" "2_1m.bb")

(final_presence_set "2_1mbb." "2_1mb.b")

(final_presence_set "2_1mbb." "2_1mb.b")

(final_presence_set "2_0mi.b" "2_0m.ib")

(final_presence_set "2_0mi.b" "2_0m.ib")

(final_presence_set "2_0mib." "2_0mi.b")

(final_presence_set "2_0mib." "2_0mi.b")

(final_presence_set "2_1mi.b" "2_1m.ib")

(final_presence_set "2_1mi.b" "2_1m.ib")

(final_presence_set "2_1mib." "2_1mi.b")

(final_presence_set "2_1mib." "2_1mi.b")

(final_presence_set "2_0mm.b" "2_0m.mb")

(final_presence_set "2_0mm.b" "2_0m.mb")

(final_presence_set "2_0mmb." "2_0mm.b")

(final_presence_set "2_0mmb." "2_0mm.b")

(final_presence_set "2_1mm.b" "2_1m.mb")

(final_presence_set "2_1mm.b" "2_1m.mb")

(final_presence_set "2_1mmb." "2_1mm.b")

(final_presence_set "2_1mmb." "2_1mm.b")

(final_presence_set "2_0mf.b" "2_0m.fb")

(final_presence_set "2_0mf.b" "2_0m.fb")

(final_presence_set "2_0mfb." "2_0mf.b")

(final_presence_set "2_0mfb." "2_0mf.b")

(final_presence_set "2_1mf.b" "2_1m.fb")

(final_presence_set "2_1mf.b" "2_1m.fb")

(final_presence_set "2_1mfb." "2_1mf.b")

(final_presence_set "2_1mfb." "2_1mf.b")

(final_presence_set "2_0mlx." "2_0m.lx")

(final_presence_set "2_0mlx." "2_0m.lx")

(final_presence_set "2_1mlx." "2_1m.lx")

(final_presence_set "2_1mlx." "2_1m.lx")

;;   The following reflects the dual issue bundle types table.

;;   The following reflects the dual issue bundle types table.

;;   We could place all possible combinations here because impossible

;;   We could place all possible combinations here because impossible

;; combinations would go away by the subsequent constrains.

;; combinations would go away by the subsequent constrains.

(final_presence_set

(final_presence_set

   "2_1m.lx"

   "2_1m.lx"

   "2_0mmi.,2_0mfi.,2_0mmf.,2_0mib.,2_0mmb.,2_0mfb.,2_0mlx.")

   "2_0mmi.,2_0mfi.,2_0mmf.,2_0mib.,2_0mmb.,2_0mfb.,2_0mlx.")

(final_presence_set "2_1b.bb" "2_0mii.,2_0mmi.,2_0mfi.,2_0mmf.,2_0mlx.")

(final_presence_set "2_1b.bb" "2_0mii.,2_0mmi.,2_0mfi.,2_0mmf.,2_0mlx.")

(final_presence_set

(final_presence_set

   "2_1m.ii,2_1m.mi,2_1m.fi,2_1m.mf,2_1m.bb,2_1m.ib,2_1m.mb,2_1m.fb"

   "2_1m.ii,2_1m.mi,2_1m.fi,2_1m.mf,2_1m.bb,2_1m.ib,2_1m.mb,2_1m.fb"

   "2_0mii.,2_0mmi.,2_0mfi.,2_0mmf.,2_0mib.,2_0mmb.,2_0mfb.,2_0mlx.")

   "2_0mii.,2_0mmi.,2_0mfi.,2_0mmf.,2_0mib.,2_0mmb.,2_0mfb.,2_0mlx.")

;;  Ports/units (nb means nop.b insn issued into given port):

;;  Ports/units (nb means nop.b insn issued into given port):

(define_cpu_unit

(define_cpu_unit

   "2_um0, 2_um1, 2_um2, 2_um3, 2_ui0, 2_ui1, 2_uf0, 2_uf1,\

   "2_um0, 2_um1, 2_um2, 2_um3, 2_ui0, 2_ui1, 2_uf0, 2_uf1,\

    2_ub0, 2_ub1, 2_ub2, 2_unb0, 2_unb1, 2_unb2" "two")

    2_ub0, 2_ub1, 2_ub2, 2_unb0, 2_unb1, 2_unb2" "two")

(exclusion_set "2_ub0" "2_unb0")

(exclusion_set "2_ub0" "2_unb0")

(exclusion_set "2_ub1" "2_unb1")

(exclusion_set "2_ub1" "2_unb1")

(exclusion_set "2_ub2" "2_unb2")

(exclusion_set "2_ub2" "2_unb2")

;; The following rules are used to decrease number of alternatives.

;; The following rules are used to decrease number of alternatives.

;; They are consequences of Itanium2 microarchitecture.  They also

;; They are consequences of Itanium2 microarchitecture.  They also

;; describe the following rules mentioned in Itanium2

;; describe the following rules mentioned in Itanium2

;; microarchitecture: rules mentioned in Itanium2 microarchitecture:

;; microarchitecture: rules mentioned in Itanium2 microarchitecture:

;; o "BBB/MBB: Always splits issue after either of these bundles".

;; o "BBB/MBB: Always splits issue after either of these bundles".

;; o "MIB BBB: Split issue after the first bundle in this pair".

;; o "MIB BBB: Split issue after the first bundle in this pair".

(exclusion_set

(exclusion_set

   "2_0b.bb,2_0bb.b,2_0bbb.,2_0m.bb,2_0mb.b,2_0mbb."

   "2_0b.bb,2_0bb.b,2_0bbb.,2_0m.bb,2_0mb.b,2_0mbb."

   "2_1m.ii,2_1m.mi,2_1m.fi,2_1m.mf,2_1b.bb,2_1m.bb,\

   "2_1m.ii,2_1m.mi,2_1m.fi,2_1m.mf,2_1b.bb,2_1m.bb,\

    2_1m.ib,2_1m.mb,2_1m.fb,2_1m.lx")

    2_1m.ib,2_1m.mb,2_1m.fb,2_1m.lx")

(exclusion_set "2_0m.ib,2_0mi.b,2_0mib." "2_1b.bb")

(exclusion_set "2_0m.ib,2_0mi.b,2_0mib." "2_1b.bb")

;;; "MIB/MFB/MMB: Splits issue after any of these bundles unless the

;;; "MIB/MFB/MMB: Splits issue after any of these bundles unless the

;;; B-slot contains a nop.b or a brp instruction".

;;; B-slot contains a nop.b or a brp instruction".

;;;   "The B in an MIB/MFB/MMB bundle disperses to B0 if it is a brp or

;;;   "The B in an MIB/MFB/MMB bundle disperses to B0 if it is a brp or

;;; nop.b, otherwise it disperses to B2".

;;; nop.b, otherwise it disperses to B2".

(final_absence_set

(final_absence_set

   "2_1m.ii, 2_1m.mi, 2_1m.fi, 2_1m.mf, 2_1b.bb, 2_1m.bb,\

   "2_1m.ii, 2_1m.mi, 2_1m.fi, 2_1m.mf, 2_1b.bb, 2_1m.bb,\

    2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx"

    2_1m.ib, 2_1m.mb, 2_1m.fb, 2_1m.lx"

   "2_0mib. 2_ub2, 2_0mfb. 2_ub2, 2_0mmb. 2_ub2")

   "2_0mib. 2_ub2, 2_0mfb. 2_ub2, 2_0mmb. 2_ub2")

;; This is necessary to start new processor cycle when we meet stop bit.

;; This is necessary to start new processor cycle when we meet stop bit.

(define_cpu_unit "2_stop" "two")

(define_cpu_unit "2_stop" "two")

(final_absence_set

(final_absence_set

   "2_0m.ii,2_0mi.i,2_0mii.,2_0m.mi,2_0mm.i,2_0mmi.,2_0m.fi,2_0mf.i,2_0mfi.,\

   "2_0m.ii,2_0mi.i,2_0mii.,2_0m.mi,2_0mm.i,2_0mmi.,2_0m.fi,2_0mf.i,2_0mfi.,\

    2_0m.mf,2_0mm.f,2_0mmf.,2_0b.bb,2_0bb.b,2_0bbb.,2_0m.bb,2_0mb.b,2_0mbb.,\

    2_0m.mf,2_0mm.f,2_0mmf.,2_0b.bb,2_0bb.b,2_0bbb.,2_0m.bb,2_0mb.b,2_0mbb.,\

    2_0m.ib,2_0mi.b,2_0mib.,2_0m.mb,2_0mm.b,2_0mmb.,2_0m.fb,2_0mf.b,2_0mfb.,\

    2_0m.ib,2_0mi.b,2_0mib.,2_0m.mb,2_0mm.b,2_0mmb.,2_0m.fb,2_0mf.b,2_0mfb.,\

    2_0m.lx,2_0mlx., \

    2_0m.lx,2_0mlx., \

    2_1m.ii,2_1mi.i,2_1mii.,2_1m.mi,2_1mm.i,2_1mmi.,2_1m.fi,2_1mf.i,2_1mfi.,\

    2_1m.ii,2_1mi.i,2_1mii.,2_1m.mi,2_1mm.i,2_1mmi.,2_1m.fi,2_1mf.i,2_1mfi.,\

    2_1m.mf,2_1mm.f,2_1mmf.,2_1b.bb,2_1bb.b,2_1bbb.,2_1m.bb,2_1mb.b,2_1mbb.,\

    2_1m.mf,2_1mm.f,2_1mmf.,2_1b.bb,2_1bb.b,2_1bbb.,2_1m.bb,2_1mb.b,2_1mbb.,\

    2_1m.ib,2_1mi.b,2_1mib.,2_1m.mb,2_1mm.b,2_1mmb.,2_1m.fb,2_1mf.b,2_1mfb.,\

    2_1m.ib,2_1mi.b,2_1mib.,2_1m.mb,2_1mm.b,2_1mmb.,2_1m.fb,2_1mf.b,2_1mfb.,\

    2_1m.lx,2_1mlx."

    2_1m.lx,2_1mlx."

   "2_stop")

   "2_stop")

;;   The issue logic can reorder M slot insns between different subtypes

;;   The issue logic can reorder M slot insns between different subtypes

;; but cannot reorder insn within the same subtypes.  The following

;; but cannot reorder insn within the same subtypes.  The following

;; constraint is enough to describe this.

;; constraint is enough to describe this.

(final_presence_set "2_um1" "2_um0")

(final_presence_set "2_um1" "2_um0")

(final_presence_set "2_um3" "2_um2")

(final_presence_set "2_um3" "2_um2")

;;   The insn in the 1st I slot of the two bundle issue group will issue

;;   The insn in the 1st I slot of the two bundle issue group will issue

;; to I0.  The second I slot insn will issue to I1.

;; to I0.  The second I slot insn will issue to I1.

(final_presence_set "2_ui1" "2_ui0")

(final_presence_set "2_ui1" "2_ui0")

;;  For exceptions of I insns:

;;  For exceptions of I insns:

(define_cpu_unit "2_only_ui0" "two")

(define_cpu_unit "2_only_ui0" "two")

(final_absence_set "2_only_ui0"  "2_ui1")

(final_absence_set "2_only_ui0"  "2_ui1")

;; Insns

;; Insns

(define_reservation "2_M0"

(define_reservation "2_M0"

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

   +(2_um0|2_um1|2_um2|2_um3)")

   +(2_um0|2_um1|2_um2|2_um3)")

(define_reservation "2_M1"

(define_reservation "2_M1"

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +(2_um0|2_um1|2_um2|2_um3)")

   +(2_um0|2_um1|2_um2|2_um3)")

(define_reservation "2_M" "2_M0|2_M1")

(define_reservation "2_M" "2_M0|2_M1")

(define_reservation "2_M0_only_um0"

(define_reservation "2_M0_only_um0"

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

   +2_um0")

   +2_um0")

(define_reservation "2_M1_only_um0"

(define_reservation "2_M1_only_um0"

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +2_um0")

   +2_um0")

(define_reservation "2_M_only_um0" "2_M0_only_um0|2_M1_only_um0")

(define_reservation "2_M_only_um0" "2_M0_only_um0|2_M1_only_um0")

(define_reservation "2_M0_only_um2"

(define_reservation "2_M0_only_um2"

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

   +2_um2")

   +2_um2")

(define_reservation "2_M1_only_um2"

(define_reservation "2_M1_only_um2"

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +2_um2")

   +2_um2")

(define_reservation "2_M_only_um2" "2_M0_only_um2|2_M1_only_um2")

(define_reservation "2_M_only_um2" "2_M0_only_um2|2_M1_only_um2")

(define_reservation "2_M0_only_um23"

(define_reservation "2_M0_only_um23"

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

   +(2_um2|2_um3)")

   +(2_um2|2_um3)")

(define_reservation "2_M1_only_um23"

(define_reservation "2_M1_only_um23"

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +(2_um2|2_um3)")

   +(2_um2|2_um3)")

(define_reservation "2_M_only_um23" "2_M0_only_um23|2_M1_only_um23")

(define_reservation "2_M_only_um23" "2_M0_only_um23|2_M1_only_um23")

(define_reservation "2_M0_only_um01"

(define_reservation "2_M0_only_um01"

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb|2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

    |2_0mm.i|2_0mm.f|2_0mm.b|2_1mm.i|2_1mm.f|2_1mm.b)\

   +(2_um0|2_um1)")

   +(2_um0|2_um1)")

(define_reservation "2_M1_only_um01"

(define_reservation "2_M1_only_um01"

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

  "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

    |2_0mib.+2_unb0|2_0mfb.+2_unb0|2_0mmb.+2_unb0)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +(2_1m.ii|2_1m.mi|2_1m.fi|2_1m.mf|2_1m.bb|2_1m.ib|2_1m.mb|2_1m.fb|2_1m.lx)\

   +(2_um0|2_um1)")

   +(2_um0|2_um1)")

(define_reservation "2_M_only_um01" "2_M0_only_um01|2_M1_only_um01")

(define_reservation "2_M_only_um01" "2_M0_only_um01|2_M1_only_um01")

;; I instruction is dispersed to the lowest numbered I unit

;; I instruction is dispersed to the lowest numbered I unit

;; not already in use.  Remember about possible splitting.

;; not already in use.  Remember about possible splitting.

(define_reservation "2_I0"

(define_reservation "2_I0"

  "2_0mi.i+2_ui0|2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0\

  "2_0mi.i+2_ui0|2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0\

   |2_0mfi.+2_ui0|2_0mi.b+2_ui0|(2_1mi.i|2_1mi.b)+(2_ui0|2_ui1)\

   |2_0mfi.+2_ui0|2_0mi.b+2_ui0|(2_1mi.i|2_1mi.b)+(2_ui0|2_ui1)\

   |(2_1mii.|2_1mmi.|2_1mfi.)+(2_ui0|2_ui1)")

   |(2_1mii.|2_1mmi.|2_1mfi.)+(2_ui0|2_ui1)")

(define_reservation "2_I1"

(define_reservation "2_I1"

  "2_0m.ii+(2_um0|2_um1|2_um2|2_um3)+2_0mi.i+2_ui0\

  "2_0m.ii+(2_um0|2_um1|2_um2|2_um3)+2_0mi.i+2_ui0\

   |2_0mm.i+(2_um0|2_um1|2_um2|2_um3)+2_0mmi.+2_ui0\

   |2_0mm.i+(2_um0|2_um1|2_um2|2_um3)+2_0mmi.+2_ui0\

   |2_0mf.i+2_uf0+2_0mfi.+2_ui0\

   |2_0mf.i+2_uf0+2_0mfi.+2_ui0\

   |2_0m.ib+(2_um0|2_um1|2_um2|2_um3)+2_0mi.b+2_ui0\

   |2_0m.ib+(2_um0|2_um1|2_um2|2_um3)+2_0mi.b+2_ui0\

   |(2_1m.ii+2_1mi.i|2_1m.ib+2_1mi.b)+(2_um0|2_um1|2_um2|2_um3)+(2_ui0|2_ui1)\

   |(2_1m.ii+2_1mi.i|2_1m.ib+2_1mi.b)+(2_um0|2_um1|2_um2|2_um3)+(2_ui0|2_ui1)\

   |2_1mm.i+(2_um0|2_um1|2_um2|2_um3)+2_1mmi.+(2_ui0|2_ui1)\

   |2_1mm.i+(2_um0|2_um1|2_um2|2_um3)+2_1mmi.+(2_ui0|2_ui1)\

   |2_1mf.i+2_uf1+2_1mfi.+(2_ui0|2_ui1)")

   |2_1mf.i+2_uf1+2_1mfi.+(2_ui0|2_ui1)")

(define_reservation "2_I" "2_I0|2_I1")

(define_reservation "2_I" "2_I0|2_I1")

;; "An F slot in the 1st bundle disperses to F0".

;; "An F slot in the 1st bundle disperses to F0".

;; "An F slot in the 2st bundle disperses to F1".

;; "An F slot in the 2st bundle disperses to F1".

(define_reservation "2_F0"

(define_reservation "2_F0"

   "2_0mf.i+2_uf0|2_0mmf.+2_uf0|2_0mf.b+2_uf0\

   "2_0mf.i+2_uf0|2_0mmf.+2_uf0|2_0mf.b+2_uf0\

    |2_1mf.i+2_uf1|2_1mmf.+2_uf1|2_1mf.b+2_uf1")

    |2_1mf.i+2_uf1|2_1mmf.+2_uf1|2_1mf.b+2_uf1")

(define_reservation "2_F1"

(define_reservation "2_F1"

   "(2_0m.fi+2_0mf.i|2_0mm.f+2_0mmf.|2_0m.fb+2_0mf.b)\

   "(2_0m.fi+2_0mf.i|2_0mm.f+2_0mmf.|2_0m.fb+2_0mf.b)\

    +(2_um0|2_um1|2_um2|2_um3)+2_uf0\

    +(2_um0|2_um1|2_um2|2_um3)+2_uf0\

    |(2_1m.fi+2_1mf.i|2_1mm.f+2_1mmf.|2_1m.fb+2_1mf.b)\

    |(2_1m.fi+2_1mf.i|2_1mm.f+2_1mmf.|2_1m.fb+2_1mf.b)\

     +(2_um0|2_um1|2_um2|2_um3)+2_uf1")

     +(2_um0|2_um1|2_um2|2_um3)+2_uf1")

(define_reservation "2_F2"

(define_reservation "2_F2"

   "(2_0m.mf+2_0mm.f+2_0mmf.+2_uf0|2_1m.mf+2_1mm.f+2_1mmf.+2_uf1)\

   "(2_0m.mf+2_0mm.f+2_0mmf.+2_uf0|2_1m.mf+2_1mm.f+2_1mmf.+2_uf1)\

    +(2_um0|2_um1|2_um2|2_um3)+(2_um0|2_um1|2_um2|2_um3)\

    +(2_um0|2_um1|2_um2|2_um3)+(2_um0|2_um1|2_um2|2_um3)\

    |(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0\

    |(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0\

      |2_0mmf.+(2_um0|2_um1|2_um2|2_um3)\

      |2_0mmf.+(2_um0|2_um1|2_um2|2_um3)\

      |2_0mib.+2_unb0|2_0mmb.+2_unb0|2_0mfb.+2_unb0)\

      |2_0mib.+2_unb0|2_0mmb.+2_unb0|2_0mfb.+2_unb0)\

     +(2_1m.fi+2_1mf.i|2_1m.fb+2_1mf.b)+(2_um0|2_um1|2_um2|2_um3)+2_uf1")

     +(2_1m.fi+2_1mf.i|2_1m.fb+2_1mf.b)+(2_um0|2_um1|2_um2|2_um3)+2_uf1")

(define_reservation "2_F" "2_F0|2_F1|2_F2")

(define_reservation "2_F" "2_F0|2_F1|2_F2")

;;; "Each B slot in MBB or BBB bundle disperses to the corresponding B

;;; "Each B slot in MBB or BBB bundle disperses to the corresponding B

;;; unit. That is, a B slot in 1st position is dispersed to B0.  In the

;;; unit. That is, a B slot in 1st position is dispersed to B0.  In the

;;; 2nd position it is dispersed to B2".

;;; 2nd position it is dispersed to B2".

(define_reservation "2_NB"

(define_reservation "2_NB"

    "2_0b.bb+2_unb0|2_0bb.b+2_unb1|2_0bbb.+2_unb2\

    "2_0b.bb+2_unb0|2_0bb.b+2_unb1|2_0bbb.+2_unb2\

     |2_0mb.b+2_unb1|2_0mbb.+2_unb2|2_0mib.+2_unb0\

     |2_0mb.b+2_unb1|2_0mbb.+2_unb2|2_0mib.+2_unb0\

     |2_0mmb.+2_unb0|2_0mfb.+2_unb0\

     |2_0mmb.+2_unb0|2_0mfb.+2_unb0\

     |2_1b.bb+2_unb0|2_1bb.b+2_unb1

     |2_1b.bb+2_unb0|2_1bb.b+2_unb1

     |2_1bbb.+2_unb2|2_1mb.b+2_unb1|2_1mbb.+2_unb2\

     |2_1bbb.+2_unb2|2_1mb.b+2_unb1|2_1mbb.+2_unb2\

     |2_1mib.+2_unb0|2_1mmb.+2_unb0|2_1mfb.+2_unb0")

     |2_1mib.+2_unb0|2_1mmb.+2_unb0|2_1mfb.+2_unb0")

(define_reservation "2_B0"

(define_reservation "2_B0"

   "2_0b.bb+2_ub0|2_0bb.b+2_ub1|2_0bbb.+2_ub2\

   "2_0b.bb+2_ub0|2_0bb.b+2_ub1|2_0bbb.+2_ub2\

    |2_0mb.b+2_ub1|2_0mbb.+2_ub2|2_0mib.+2_ub2\

    |2_0mb.b+2_ub1|2_0mbb.+2_ub2|2_0mib.+2_ub2\

    |2_0mfb.+2_ub2|2_1b.bb+2_ub0|2_1bb.b+2_ub1\

    |2_0mfb.+2_ub2|2_1b.bb+2_ub0|2_1bb.b+2_ub1\

    |2_1bbb.+2_ub2|2_1mb.b+2_ub1\

    |2_1bbb.+2_ub2|2_1mb.b+2_ub1\

    |2_1mib.+2_ub2|2_1mmb.+2_ub2|2_1mfb.+2_ub2")

    |2_1mib.+2_ub2|2_1mmb.+2_ub2|2_1mfb.+2_ub2")

(define_reservation "2_B1"

(define_reservation "2_B1"

   "2_0m.bb+(2_um0|2_um1|2_um2|2_um3)+2_0mb.b+2_ub1\

   "2_0m.bb+(2_um0|2_um1|2_um2|2_um3)+2_0mb.b+2_ub1\

    |2_0mi.b+2_ui0+2_0mib.+2_ub2\

    |2_0mi.b+2_ui0+2_0mib.+2_ub2\

    |2_0mm.b+(2_um0|2_um1|2_um2|2_um3)+2_0mmb.+2_ub2\

    |2_0mm.b+(2_um0|2_um1|2_um2|2_um3)+2_0mmb.+2_ub2\

    |2_0mf.b+2_uf0+2_0mfb.+2_ub2\

    |2_0mf.b+2_uf0+2_0mfb.+2_ub2\

    |(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0)\

    |(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0)\

     +2_1b.bb+2_ub0\

     +2_1b.bb+2_ub0\

    |2_1m.bb+(2_um0|2_um1|2_um2|2_um3)+2_1mb.b+2_ub1\

    |2_1m.bb+(2_um0|2_um1|2_um2|2_um3)+2_1mb.b+2_ub1\

    |2_1mi.b+(2_ui0|2_ui1)+2_1mib.+2_ub2\

    |2_1mi.b+(2_ui0|2_ui1)+2_1mib.+2_ub2\

    |2_1mm.b+(2_um0|2_um1|2_um2|2_um3)+2_1mmb.+2_ub2\

    |2_1mm.b+(2_um0|2_um1|2_um2|2_um3)+2_1mmb.+2_ub2\

    |2_1mf.b+2_uf1+2_1mfb.+2_ub2")

    |2_1mf.b+2_uf1+2_1mfb.+2_ub2")

(define_reservation "2_B" "2_B0|2_B1")

(define_reservation "2_B" "2_B0|2_B1")

;; MLX bunlde uses ports equivalent to MFI bundles.

;; MLX bunlde uses ports equivalent to MFI bundles.

;;   For the MLI template, the I slot insn is always assigned to port I0

;;   For the MLI template, the I slot insn is always assigned to port I0

;; if it is in the first bundle or it is assigned to port I1 if it is in

;; if it is in the first bundle or it is assigned to port I1 if it is in

;; the second bundle.

;; the second bundle.

(define_reservation "2_L0" "2_0mlx.+2_ui0+2_uf0|2_1mlx.+2_ui1+2_uf1")

(define_reservation "2_L0" "2_0mlx.+2_ui0+2_uf0|2_1mlx.+2_ui1+2_uf1")

(define_reservation "2_L1"

(define_reservation "2_L1"

   "2_0m.lx+(2_um0|2_um1|2_um2|2_um3)+2_0mlx.+2_ui0+2_uf0\

   "2_0m.lx+(2_um0|2_um1|2_um2|2_um3)+2_0mlx.+2_ui0+2_uf0\

   |2_1m.lx+(2_um0|2_um1|2_um2|2_um3)+2_1mlx.+2_ui1+2_uf1")

   |2_1m.lx+(2_um0|2_um1|2_um2|2_um3)+2_1mlx.+2_ui1+2_uf1")

(define_reservation "2_L2"

(define_reservation "2_L2"

   "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

   "(2_0mii.+(2_ui0|2_ui1)|2_0mmi.+2_ui0|2_0mfi.+2_ui0|2_0mmf.+2_uf0\

     |2_0mib.+2_unb0|2_0mmb.+2_unb0|2_0mfb.+2_unb0)

     |2_0mib.+2_unb0|2_0mmb.+2_unb0|2_0mfb.+2_unb0)

    +2_1m.lx+(2_um0|2_um1|2_um2|2_um3)+2_1mlx.+2_ui1+2_uf1")

    +2_1m.lx+(2_um0|2_um1|2_um2|2_um3)+2_1mlx.+2_ui1+2_uf1")

(define_reservation "2_L" "2_L0|2_L1|2_L2")

(define_reservation "2_L" "2_L0|2_L1|2_L2")

;;   Should we describe that A insn in I slot can be issued into M

;;   Should we describe that A insn in I slot can be issued into M

;; ports?  I think it is not necessary because of multipass

;; ports?  I think it is not necessary because of multipass

;; scheduling.  For example, the multipass scheduling could use

;; scheduling.  For example, the multipass scheduling could use

;; MMI-MMI instead of MII-MII where the two last I slots contain A

;; MMI-MMI instead of MII-MII where the two last I slots contain A

;; insns (even if the case is complicated by use-def conflicts).

;; insns (even if the case is complicated by use-def conflicts).

;;

;;

;; In any case we could describe it as

;; In any case we could describe it as

;;    (define_cpu_unit "2_ui1_0pres,2_ui1_1pres,2_ui1_2pres,2_ui1_3pres" "two")

;;    (define_cpu_unit "2_ui1_0pres,2_ui1_1pres,2_ui1_2pres,2_ui1_3pres" "two")

;;    (final_presence_set "2_ui1_0pres,2_ui1_1pres,2_ui1_2pres,2_ui1_3pres"

;;    (final_presence_set "2_ui1_0pres,2_ui1_1pres,2_ui1_2pres,2_ui1_3pres"

;;                        "2_ui1")

;;                        "2_ui1")

;;    (define_reservation "b_A"

;;    (define_reservation "b_A"

;;       "b_M|b_I\

;;       "b_M|b_I\

;;        |(2_1mi.i|2_1mii.|2_1mmi.|2_1mfi.|2_1mi.b)+(2_um0|2_um1|2_um2|2_um3)\

;;        |(2_1mi.i|2_1mii.|2_1mmi.|2_1mfi.|2_1mi.b)+(2_um0|2_um1|2_um2|2_um3)\

;;         +(2_ui1_0pres|2_ui1_1pres|2_ui1_2pres|2_ui1_3pres)")

;;         +(2_ui1_0pres|2_ui1_1pres|2_ui1_2pres|2_ui1_3pres)")

(define_reservation "2_A" "2_M|2_I")

(define_reservation "2_A" "2_M|2_I")

;; We assume that there is no insn issued on the same cycle as the

;; We assume that there is no insn issued on the same cycle as the

;; unknown insn.

;; unknown insn.

(define_cpu_unit "2_empty" "two")

(define_cpu_unit "2_empty" "two")

(exclusion_set "2_empty"

(exclusion_set "2_empty"

    "2_0m.ii,2_0m.mi,2_0m.fi,2_0m.mf,2_0b.bb,2_0m.bb,2_0m.ib,2_0m.mb,2_0m.fb,\

    "2_0m.ii,2_0m.mi,2_0m.fi,2_0m.mf,2_0b.bb,2_0m.bb,2_0m.ib,2_0m.mb,2_0m.fb,\

     2_0m.lx")

     2_0m.lx")

(define_cpu_unit

(define_cpu_unit

   "2_0m_bs, 2_0mi_bs, 2_0mm_bs, 2_0mf_bs, 2_0b_bs, 2_0bb_bs, 2_0mb_bs"

   "2_0m_bs, 2_0mi_bs, 2_0mm_bs, 2_0mf_bs, 2_0b_bs, 2_0bb_bs, 2_0mb_bs"

   "two")

   "two")

(define_cpu_unit

(define_cpu_unit

   "2_1m_bs, 2_1mi_bs, 2_1mm_bs, 2_1mf_bs, 2_1b_bs, 2_1bb_bs, 2_1mb_bs"

   "2_1m_bs, 2_1mi_bs, 2_1mm_bs, 2_1mf_bs, 2_1b_bs, 2_1bb_bs, 2_1mb_bs"

   "two")

   "two")

(define_cpu_unit "2_m_cont, 2_mi_cont, 2_mm_cont, 2_mf_cont, 2_mb_cont,\

(define_cpu_unit "2_m_cont, 2_mi_cont, 2_mm_cont, 2_mf_cont, 2_mb_cont,\

                  2_b_cont, 2_bb_cont" "two")

                  2_b_cont, 2_bb_cont" "two")

;; For stop in the middle of the bundles.

;; For stop in the middle of the bundles.

(define_cpu_unit "2_m_stop, 2_m0_stop, 2_m1_stop, 2_0mmi_cont" "two")

(define_cpu_unit "2_m_stop, 2_m0_stop, 2_m1_stop, 2_0mmi_cont" "two")

(define_cpu_unit "2_mi_stop, 2_mi0_stop, 2_mi1_stop, 2_0mii_cont" "two")

(define_cpu_unit "2_mi_stop, 2_mi0_stop, 2_mi1_stop, 2_0mii_cont" "two")

(final_presence_set "2_0m_bs"

(final_presence_set "2_0m_bs"

   "2_0m.ii, 2_0m.mi, 2_0m.mf, 2_0m.fi, 2_0m.bb,\

   "2_0m.ii, 2_0m.mi, 2_0m.mf, 2_0m.fi, 2_0m.bb,\

    2_0m.ib, 2_0m.fb, 2_0m.mb, 2_0m.lx")

    2_0m.ib, 2_0m.fb, 2_0m.mb, 2_0m.lx")

(final_presence_set "2_1m_bs"

(final_presence_set "2_1m_bs"

   "2_1m.ii, 2_1m.mi, 2_1m.mf, 2_1m.fi, 2_1m.bb,\

   "2_1m.ii, 2_1m.mi, 2_1m.mf, 2_1m.fi, 2_1m.bb,\

    2_1m.ib, 2_1m.fb, 2_1m.mb, 2_1m.lx")

    2_1m.ib, 2_1m.fb, 2_1m.mb, 2_1m.lx")

(final_presence_set "2_0mi_bs"  "2_0mi.i, 2_0mi.i")

(final_presence_set "2_0mi_bs"  "2_0mi.i, 2_0mi.i")

(final_presence_set "2_1mi_bs"  "2_1mi.i, 2_1mi.i")

(final_presence_set "2_1mi_bs"  "2_1mi.i, 2_1mi.i")

(final_presence_set "2_0mm_bs"  "2_0mm.i, 2_0mm.f, 2_0mm.b")

(final_presence_set "2_0mm_bs"  "2_0mm.i, 2_0mm.f, 2_0mm.b")

(final_presence_set "2_1mm_bs"  "2_1mm.i, 2_1mm.f, 2_1mm.b")

(final_presence_set "2_1mm_bs"  "2_1mm.i, 2_1mm.f, 2_1mm.b")

(final_presence_set "2_0mf_bs"  "2_0mf.i, 2_0mf.b")

(final_presence_set "2_0mf_bs"  "2_0mf.i, 2_0mf.b")

(final_presence_set "2_1mf_bs"  "2_1mf.i, 2_1mf.b")

(final_presence_set "2_1mf_bs"  "2_1mf.i, 2_1mf.b")

(final_presence_set "2_0b_bs"  "2_0b.bb")

(final_presence_set "2_0b_bs"  "2_0b.bb")

(final_presence_set "2_1b_bs"  "2_1b.bb")

(final_presence_set "2_1b_bs"  "2_1b.bb")

(final_presence_set "2_0bb_bs"  "2_0bb.b")

(final_presence_set "2_0bb_bs"  "2_0bb.b")

(final_presence_set "2_1bb_bs"  "2_1bb.b")

(final_presence_set "2_1bb_bs"  "2_1bb.b")

(final_presence_set "2_0mb_bs"  "2_0mb.b")

(final_presence_set "2_0mb_bs"  "2_0mb.b")

(final_presence_set "2_1mb_bs"  "2_1mb.b")

(final_presence_set "2_1mb_bs"  "2_1mb.b")

(exclusion_set "2_0m_bs"

(exclusion_set "2_0m_bs"

   "2_0mi.i, 2_0mm.i, 2_0mm.f, 2_0mf.i, 2_0mb.b,\

   "2_0mi.i, 2_0mm.i, 2_0mm.f, 2_0mf.i, 2_0mb.b,\

    2_0mi.b, 2_0mf.b, 2_0mm.b, 2_0mlx., 2_m0_stop")

    2_0mi.b, 2_0mf.b, 2_0mm.b, 2_0mlx., 2_m0_stop")

(exclusion_set "2_1m_bs"

(exclusion_set "2_1m_bs"

   "2_1mi.i, 2_1mm.i, 2_1mm.f, 2_1mf.i, 2_1mb.b,\

   "2_1mi.i, 2_1mm.i, 2_1mm.f, 2_1mf.i, 2_1mb.b,\

    2_1mi.b, 2_1mf.b, 2_1mm.b, 2_1mlx., 2_m1_stop")

    2_1mi.b, 2_1mf.b, 2_1mm.b, 2_1mlx., 2_m1_stop")

(exclusion_set "2_0mi_bs"  "2_0mii., 2_0mib., 2_mi0_stop")

(exclusion_set "2_0mi_bs"  "2_0mii., 2_0mib., 2_mi0_stop")

(exclusion_set "2_1mi_bs"  "2_1mii., 2_1mib., 2_mi1_stop")

(exclusion_set "2_1mi_bs"  "2_1mii., 2_1mib., 2_mi1_stop")

(exclusion_set "2_0mm_bs"  "2_0mmi., 2_0mmf., 2_0mmb.")

(exclusion_set "2_0mm_bs"  "2_0mmi., 2_0mmf., 2_0mmb.")

(exclusion_set "2_1mm_bs"  "2_1mmi., 2_1mmf., 2_1mmb.")

(exclusion_set "2_1mm_bs"  "2_1mmi., 2_1mmf., 2_1mmb.")

(exclusion_set "2_0mf_bs"  "2_0mfi., 2_0mfb.")

(exclusion_set "2_0mf_bs"  "2_0mfi., 2_0mfb.")

(exclusion_set "2_1mf_bs"  "2_1mfi., 2_1mfb.")

(exclusion_set "2_1mf_bs"  "2_1mfi., 2_1mfb.")

(exclusion_set "2_0b_bs"  "2_0bb.b")

(exclusion_set "2_0b_bs"  "2_0bb.b")

(exclusion_set "2_1b_bs"  "2_1bb.b")

(exclusion_set "2_1b_bs"  "2_1bb.b")

(exclusion_set "2_0bb_bs"  "2_0bbb.")

(exclusion_set "2_0bb_bs"  "2_0bbb.")

(exclusion_set "2_1bb_bs"  "2_1bbb.")

(exclusion_set "2_1bb_bs"  "2_1bbb.")

(exclusion_set "2_0mb_bs"  "2_0mbb.")

(exclusion_set "2_0mb_bs"  "2_0mbb.")

(exclusion_set "2_1mb_bs"  "2_1mbb.")

(exclusion_set "2_1mb_bs"  "2_1mbb.")

(exclusion_set

(exclusion_set

   "2_0m_bs, 2_0mi_bs, 2_0mm_bs, 2_0mf_bs, 2_0b_bs, 2_0bb_bs, 2_0mb_bs,

   "2_0m_bs, 2_0mi_bs, 2_0mm_bs, 2_0mf_bs, 2_0b_bs, 2_0bb_bs, 2_0mb_bs,

    2_1m_bs, 2_1mi_bs, 2_1mm_bs, 2_1mf_bs, 2_1b_bs, 2_1bb_bs, 2_1mb_bs"

    2_1m_bs, 2_1mi_bs, 2_1mm_bs, 2_1mf_bs, 2_1b_bs, 2_1bb_bs, 2_1mb_bs"

   "2_stop")

   "2_stop")

(final_presence_set

(final_presence_set

   "2_0mi.i, 2_0mm.i, 2_0mf.i, 2_0mm.f, 2_0mb.b,\

   "2_0mi.i, 2_0mm.i, 2_0mf.i, 2_0mm.f, 2_0mb.b,\

    2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx."

    2_0mi.b, 2_0mm.b, 2_0mf.b, 2_0mlx."

   "2_m_cont")

   "2_m_cont")

(final_presence_set "2_0mii., 2_0mib." "2_mi_cont")

(final_presence_set "2_0mii., 2_0mib." "2_mi_cont")

(final_presence_set "2_0mmi., 2_0mmf., 2_0mmb." "2_mm_cont")

(final_presence_set "2_0mmi., 2_0mmf., 2_0mmb." "2_mm_cont")

(final_presence_set "2_0mfi., 2_0mfb." "2_mf_cont")

(final_presence_set "2_0mfi., 2_0mfb." "2_mf_cont")

(final_presence_set "2_0bb.b" "2_b_cont")

(final_presence_set "2_0bb.b" "2_b_cont")

(final_presence_set "2_0bbb." "2_bb_cont")

(final_presence_set "2_0bbb." "2_bb_cont")

(final_presence_set "2_0mbb." "2_mb_cont")

(final_presence_set "2_0mbb." "2_mb_cont")

(exclusion_set

(exclusion_set

   "2_0m.ii, 2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

   "2_0m.ii, 2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

    2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx"

    2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx"

   "2_m_cont, 2_mi_cont, 2_mm_cont, 2_mf_cont,\

   "2_m_cont, 2_mi_cont, 2_mm_cont, 2_mf_cont,\

    2_mb_cont, 2_b_cont, 2_bb_cont")

    2_mb_cont, 2_b_cont, 2_bb_cont")

(exclusion_set "2_empty"

(exclusion_set "2_empty"

               "2_m_cont,2_mi_cont,2_mm_cont,2_mf_cont,\

               "2_m_cont,2_mi_cont,2_mm_cont,2_mf_cont,\

                2_mb_cont,2_b_cont,2_bb_cont")

                2_mb_cont,2_b_cont,2_bb_cont")

;; For m;mi bundle

;; For m;mi bundle

(final_presence_set "2_m0_stop" "2_0m.mi")

(final_presence_set "2_m0_stop" "2_0m.mi")

(final_presence_set "2_0mm.i" "2_0mmi_cont")

(final_presence_set "2_0mm.i" "2_0mmi_cont")

(exclusion_set "2_0mmi_cont"

(exclusion_set "2_0mmi_cont"

   "2_0m.ii, 2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

   "2_0m.ii, 2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

    2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

    2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_m0_stop" "2_0mm.i")

(exclusion_set "2_m0_stop" "2_0mm.i")

(final_presence_set "2_m1_stop" "2_1m.mi")

(final_presence_set "2_m1_stop" "2_1m.mi")

(exclusion_set "2_m1_stop" "2_1mm.i")

(exclusion_set "2_m1_stop" "2_1mm.i")

(final_presence_set "2_m_stop" "2_m0_stop, 2_m1_stop")

(final_presence_set "2_m_stop" "2_m0_stop, 2_m1_stop")

;; For mi;i bundle

;; For mi;i bundle

(final_presence_set "2_mi0_stop" "2_0mi.i")

(final_presence_set "2_mi0_stop" "2_0mi.i")

(final_presence_set "2_0mii." "2_0mii_cont")

(final_presence_set "2_0mii." "2_0mii_cont")

(exclusion_set "2_0mii_cont"

(exclusion_set "2_0mii_cont"

   "2_0m.ii, 2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

   "2_0m.ii, 2_0m.mi, 2_0m.fi, 2_0m.mf, 2_0b.bb, 2_0m.bb,\

    2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

    2_0m.ib, 2_0m.mb, 2_0m.fb, 2_0m.lx")

(exclusion_set "2_mi0_stop" "2_0mii.")

(exclusion_set "2_mi0_stop" "2_0mii.")

(final_presence_set "2_mi1_stop" "2_1mi.i")

(final_presence_set "2_mi1_stop" "2_1mi.i")

(exclusion_set "2_mi1_stop" "2_1mii.")

(exclusion_set "2_mi1_stop" "2_1mii.")

(final_presence_set "2_mi_stop" "2_mi0_stop, 2_mi1_stop")

(final_presence_set "2_mi_stop" "2_mi0_stop, 2_mi1_stop")

(final_absence_set

(final_absence_set

   "2_0m.ii,2_0mi.i,2_0mii.,2_0m.mi,2_0mm.i,2_0mmi.,2_0m.fi,2_0mf.i,2_0mfi.,\

   "2_0m.ii,2_0mi.i,2_0mii.,2_0m.mi,2_0mm.i,2_0mmi.,2_0m.fi,2_0mf.i,2_0mfi.,\

    2_0m.mf,2_0mm.f,2_0mmf.,2_0b.bb,2_0bb.b,2_0bbb.,2_0m.bb,2_0mb.b,2_0mbb.,\

    2_0m.mf,2_0mm.f,2_0mmf.,2_0b.bb,2_0bb.b,2_0bbb.,2_0m.bb,2_0mb.b,2_0mbb.,\

    2_0m.ib,2_0mi.b,2_0mib.,2_0m.mb,2_0mm.b,2_0mmb.,2_0m.fb,2_0mf.b,2_0mfb.,\

    2_0m.ib,2_0mi.b,2_0mib.,2_0m.mb,2_0mm.b,2_0mmb.,2_0m.fb,2_0mf.b,2_0mfb.,\

    2_0m.lx,2_0mlx., \

    2_0m.lx,2_0mlx., \

    2_1m.ii,2_1mi.i,2_1mii.,2_1m.mi,2_1mm.i,2_1mmi.,2_1m.fi,2_1mf.i,2_1mfi.,\

    2_1m.ii,2_1mi.i,2_1mii.,2_1m.mi,2_1mm.i,2_1mmi.,2_1m.fi,2_1mf.i,2_1mfi.,\

    2_1m.mf,2_1mm.f,2_1mmf.,2_1b.bb,2_1bb.b,2_1bbb.,2_1m.bb,2_1mb.b,2_1mbb.,\

    2_1m.mf,2_1mm.f,2_1mmf.,2_1b.bb,2_1bb.b,2_1bbb.,2_1m.bb,2_1mb.b,2_1mbb.,\

    2_1m.ib,2_1mi.b,2_1mib.,2_1m.mb,2_1mm.b,2_1mmb.,2_1m.fb,2_1mf.b,2_1mfb.,\

    2_1m.ib,2_1mi.b,2_1mib.,2_1m.mb,2_1mm.b,2_1mmb.,2_1m.fb,2_1mf.b,2_1mfb.,\

    2_1m.lx,2_1mlx."

    2_1m.lx,2_1mlx."

   "2_m0_stop,2_m1_stop,2_mi0_stop,2_mi1_stop")

   "2_m0_stop,2_m1_stop,2_mi0_stop,2_mi1_stop")

(define_insn_reservation "2_stop_bit" 0

(define_insn_reservation "2_stop_bit" 0

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "stop_bit"))

            (eq_attr "itanium_class" "stop_bit"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_stop|2_m0_stop|2_m1_stop|2_mi0_stop|2_mi1_stop")

  "2_stop|2_m0_stop|2_m1_stop|2_mi0_stop|2_mi1_stop")

(define_insn_reservation "2_br"      0

(define_insn_reservation "2_br"      0

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "br"))

            (eq_attr "itanium_class" "br"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_B")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_B")

(define_insn_reservation "2_scall"   0

(define_insn_reservation "2_scall"   0

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "scall"))

            (eq_attr "itanium_class" "scall"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_B")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_B")

(define_insn_reservation "2_fcmp"    2

(define_insn_reservation "2_fcmp"    2

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "fcmp"))

            (eq_attr "itanium_class" "fcmp"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

(define_insn_reservation "2_fcvtfx"  4

(define_insn_reservation "2_fcvtfx"  4

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "fcvtfx"))

            (eq_attr "itanium_class" "fcvtfx"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

(define_insn_reservation "2_fld"     6

(define_insn_reservation "2_fld"     6

  (and (and (and (and (eq_attr "cpu" "itanium2")

  (and (and (and (and (eq_attr "cpu" "itanium2")

                      (eq_attr "itanium_class" "fld"))

                      (eq_attr "itanium_class" "fld"))

                 (eq_attr "data_speculative" "no"))

                 (eq_attr "data_speculative" "no"))

            (eq_attr "check_load" "no"))

            (eq_attr "check_load" "no"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M")

  "2_M")

(define_insn_reservation "2_flda"    6

(define_insn_reservation "2_flda"    6

  (and (and (and (eq_attr "cpu" "itanium2")

  (and (and (and (eq_attr "cpu" "itanium2")

                 (eq_attr "itanium_class" "fld"))

                 (eq_attr "itanium_class" "fld"))

            (eq_attr "data_speculative" "yes"))

            (eq_attr "data_speculative" "yes"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um01")

  "2_M_only_um01")

(define_insn_reservation "2_fldc"    0

(define_insn_reservation "2_fldc"    0

  (and (and (and (eq_attr "cpu" "itanium2")

  (and (and (and (eq_attr "cpu" "itanium2")

                 (eq_attr "itanium_class" "fld"))

                 (eq_attr "itanium_class" "fld"))

            (eq_attr "check_load" "yes"))

            (eq_attr "check_load" "yes"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um01")

  "2_M_only_um01")

(define_insn_reservation "2_fldp"    6

(define_insn_reservation "2_fldp"    6

  (and (and (and (eq_attr "cpu" "itanium2")

  (and (and (and (eq_attr "cpu" "itanium2")

                 (eq_attr "itanium_class" "fldp"))

                 (eq_attr "itanium_class" "fldp"))

            (eq_attr "check_load" "no"))

            (eq_attr "check_load" "no"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um01")

  "2_M_only_um01")

(define_insn_reservation "2_fldpc"   0

(define_insn_reservation "2_fldpc"   0

  (and (and (and (eq_attr "cpu" "itanium2")

  (and (and (and (eq_attr "cpu" "itanium2")

                 (eq_attr "itanium_class" "fldp"))

                 (eq_attr "itanium_class" "fldp"))

            (eq_attr "check_load" "yes"))

            (eq_attr "check_load" "yes"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um01")

  "2_M_only_um01")

(define_insn_reservation "2_fmac"    4

(define_insn_reservation "2_fmac"    4

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "fmac"))

            (eq_attr "itanium_class" "fmac"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

(define_insn_reservation "2_fmisc"   4

(define_insn_reservation "2_fmisc"   4

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "fmisc"))

            (eq_attr "itanium_class" "fmisc"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

;; There is only one insn `mov = ar.bsp' for frar_i:

;; There is only one insn `mov = ar.bsp' for frar_i:

;; Latency time ???

;; Latency time ???

(define_insn_reservation "2_frar_i" 13

(define_insn_reservation "2_frar_i" 13

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "frar_i"))

            (eq_attr "itanium_class" "frar_i"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_I+2_only_ui0")

  "2_I+2_only_ui0")

;; There is only two insns `mov = ar.unat' or `mov = ar.ccv' for frar_m:

;; There is only two insns `mov = ar.unat' or `mov = ar.ccv' for frar_m:

;; Latency time ???

;; Latency time ???

(define_insn_reservation "2_frar_m"  6

(define_insn_reservation "2_frar_m"  6

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "frar_m"))

            (eq_attr "itanium_class" "frar_m"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um2")

  "2_M_only_um2")

(define_insn_reservation "2_frbr"    2

(define_insn_reservation "2_frbr"    2

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "frbr"))

            (eq_attr "itanium_class" "frbr"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_I+2_only_ui0")

  "2_I+2_only_ui0")

(define_insn_reservation "2_frfr"    5

(define_insn_reservation "2_frfr"    5

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "frfr"))

            (eq_attr "itanium_class" "frfr"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um2")

  "2_M_only_um2")

(define_insn_reservation "2_frpr"    2

(define_insn_reservation "2_frpr"    2

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "frpr"))

            (eq_attr "itanium_class" "frpr"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_I+2_only_ui0")

  "2_I+2_only_ui0")

(define_insn_reservation "2_ialu"      1

(define_insn_reservation "2_ialu"      1

    (and (and (eq_attr "cpu" "itanium2")

    (and (and (eq_attr "cpu" "itanium2")

              (eq_attr "itanium_class" "ialu"))

              (eq_attr "itanium_class" "ialu"))

         (eq (symbol_ref "bundling_p") (const_int 0)))

         (eq (symbol_ref "bundling_p") (const_int 0)))

    "2_A")

    "2_A")

(define_insn_reservation "2_icmp"    1

(define_insn_reservation "2_icmp"    1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "icmp"))

            (eq_attr "itanium_class" "icmp"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_A")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_A")

(define_insn_reservation "2_ilog"    1

(define_insn_reservation "2_ilog"    1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "ilog"))

            (eq_attr "itanium_class" "ilog"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_A")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_A")

(define_insn_reservation "2_mmalua"  2

(define_insn_reservation "2_mmalua"  2

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "mmalua"))

            (eq_attr "itanium_class" "mmalua"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_A")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_A")

;; Latency time ???

;; Latency time ???

(define_insn_reservation "2_ishf"    1

(define_insn_reservation "2_ishf"    1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "ishf"))

            (eq_attr "itanium_class" "ishf"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_I+2_only_ui0")

  "2_I+2_only_ui0")

(define_insn_reservation "2_ld"      1

(define_insn_reservation "2_ld"      1

  (and (and (and (eq_attr "cpu" "itanium2")

  (and (and (and (eq_attr "cpu" "itanium2")

                 (eq_attr "itanium_class" "ld"))

                 (eq_attr "itanium_class" "ld"))

            (eq_attr "check_load" "no"))

            (eq_attr "check_load" "no"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um01")

  "2_M_only_um01")

(define_insn_reservation "2_ldc"     0

(define_insn_reservation "2_ldc"     0

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "check_load" "yes"))

            (eq_attr "check_load" "yes"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um01")

  "2_M_only_um01")

(define_insn_reservation "2_long_i"  1

(define_insn_reservation "2_long_i"  1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "long_i"))

            (eq_attr "itanium_class" "long_i"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_L")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_L")

(define_insn_reservation "2_mmmul"   2

(define_insn_reservation "2_mmmul"   2

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "mmmul"))

            (eq_attr "itanium_class" "mmmul"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_I+2_only_ui0")

  "2_I+2_only_ui0")

;; Latency time ???

;; Latency time ???

(define_insn_reservation "2_mmshf"   2

(define_insn_reservation "2_mmshf"   2

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "mmshf"))

            (eq_attr "itanium_class" "mmshf"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_I")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_I")

;; Latency time ???

;; Latency time ???

(define_insn_reservation "2_mmshfi"  1

(define_insn_reservation "2_mmshfi"  1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "mmshfi"))

            (eq_attr "itanium_class" "mmshfi"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_I")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_I")

;; Now we have only one insn (flushrs) of such class.  We assume that flushrs

;; Now we have only one insn (flushrs) of such class.  We assume that flushrs

;; is the 1st syllable of the bundle after stop bit.

;; is the 1st syllable of the bundle after stop bit.

(define_insn_reservation "2_rse_m"   0

(define_insn_reservation "2_rse_m"   0

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "rse_m"))

            (eq_attr "itanium_class" "rse_m"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb\

  "(2_0m.ii|2_0m.mi|2_0m.fi|2_0m.mf|2_0m.bb\

    |2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx)+2_um0")

    |2_0m.ib|2_0m.mb|2_0m.fb|2_0m.lx)+2_um0")

(define_insn_reservation "2_sem"     0

(define_insn_reservation "2_sem"     0

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "sem"))

            (eq_attr "itanium_class" "sem"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um23")

  "2_M_only_um23")

(define_insn_reservation "2_stf"     1

(define_insn_reservation "2_stf"     1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "stf"))

            (eq_attr "itanium_class" "stf"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um23")

  "2_M_only_um23")

(define_insn_reservation "2_st"      1

(define_insn_reservation "2_st"      1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "st"))

            (eq_attr "itanium_class" "st"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um23")

  "2_M_only_um23")

(define_insn_reservation "2_syst_m0" 0

(define_insn_reservation "2_syst_m0" 0

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "syst_m0"))

            (eq_attr "itanium_class" "syst_m0"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um2")

  "2_M_only_um2")

(define_insn_reservation "2_syst_m"  0

(define_insn_reservation "2_syst_m"  0

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "syst_m"))

            (eq_attr "itanium_class" "syst_m"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um0")

  "2_M_only_um0")

;; Reservation???

;; Reservation???

(define_insn_reservation "2_tbit"    1

(define_insn_reservation "2_tbit"    1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "tbit"))

            (eq_attr "itanium_class" "tbit"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_I+2_only_ui0")

  "2_I+2_only_ui0")

;; There is only ony insn `mov ar.pfs =' for toar_i:

;; There is only ony insn `mov ar.pfs =' for toar_i:

(define_insn_reservation "2_toar_i"  0

(define_insn_reservation "2_toar_i"  0

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "toar_i"))

            (eq_attr "itanium_class" "toar_i"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_I+2_only_ui0")

  "2_I+2_only_ui0")

;; There are only ony 2 insns `mov ar.ccv =' and `mov ar.unat =' for toar_m:

;; There are only ony 2 insns `mov ar.ccv =' and `mov ar.unat =' for toar_m:

;; Latency time ???

;; Latency time ???

(define_insn_reservation "2_toar_m"  5

(define_insn_reservation "2_toar_m"  5

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "toar_m"))

            (eq_attr "itanium_class" "toar_m"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um2")

  "2_M_only_um2")

;; Latency time ???

;; Latency time ???

(define_insn_reservation "2_tobr"    1

(define_insn_reservation "2_tobr"    1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "tobr"))

            (eq_attr "itanium_class" "tobr"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_I+2_only_ui0")

  "2_I+2_only_ui0")

(define_insn_reservation "2_tofr"    5

(define_insn_reservation "2_tofr"    5

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "tofr"))

            (eq_attr "itanium_class" "tofr"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_M_only_um23")

  "2_M_only_um23")

;; Latency time ???

;; Latency time ???

(define_insn_reservation "2_topr"    1

(define_insn_reservation "2_topr"    1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "topr"))

            (eq_attr "itanium_class" "topr"))

       (eq (symbol_ref "bundling_p") (const_int 0)))

       (eq (symbol_ref "bundling_p") (const_int 0)))

  "2_I+2_only_ui0")

  "2_I+2_only_ui0")

(define_insn_reservation "2_xmpy"    4

(define_insn_reservation "2_xmpy"    4

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")

            (eq_attr "itanium_class" "xmpy"))

            (eq_attr "itanium_class" "xmpy"))

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

       (eq (symbol_ref "bundling_p") (const_int 0))) "2_F")

;; Latency time ???

;; Latency time ???

(define_insn_reservation "2_xtd"     1

(define_insn_reservation "2_xtd"     1

  (and (and (eq_attr "cpu" "itanium2")

  (and (and (eq_attr "cpu" "itanium2")