OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [iq2000/] [iq2000.opt] - Diff between revs 38 and 154

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 154
; Options for the Vitesse IQ2000 port of the compiler.
; Options for the Vitesse IQ2000 port of the compiler.
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
;
;
; This file is part of GCC.
; This file is part of GCC.
;
;
; GCC is free software; you can redistribute it and/or modify it under
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; Software Foundation; either version 3, or (at your option) any later
; version.
; version.
;
;
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; for more details.
; for more details.
;
;
; You should have received a copy of the GNU General Public License
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; along with GCC; see the file COPYING3.  If not see
; .
; .
march=
march=
Target RejectNegative Joined
Target RejectNegative Joined
Specify CPU for code generation purposes
Specify CPU for code generation purposes
mcpu=
mcpu=
Target RejectNegative Joined
Target RejectNegative Joined
Specify CPU for scheduling purposes
Specify CPU for scheduling purposes
membedded-data
membedded-data
Target Mask(EMBEDDED_DATA)
Target Mask(EMBEDDED_DATA)
Use ROM instead of RAM
Use ROM instead of RAM
mgpopt
mgpopt
Target Mask(GPOPT)
Target Mask(GPOPT)
Use GP relative sdata/sbss sections
Use GP relative sdata/sbss sections
; Not used by the compiler proper.
; Not used by the compiler proper.
mno-crt0
mno-crt0
Target RejectNegative
Target RejectNegative
No default crt0.o
No default crt0.o
muninit-const-in-rodata
muninit-const-in-rodata
Target Mask(UNINIT_CONST_IN_RODATA)
Target Mask(UNINIT_CONST_IN_RODATA)
Put uninitialized constants in ROM (needs -membedded-data)
Put uninitialized constants in ROM (needs -membedded-data)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.