OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [mips/] [crtn.asm] - Diff between revs 38 and 154

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 154
/* 4 slots for argument spill area.  1 for cpreturn, 1 for stack.
/* 4 slots for argument spill area.  1 for cpreturn, 1 for stack.
   Return spill offset of 40 and 20.  Aligned to 16 bytes for n32.  */
   Return spill offset of 40 and 20.  Aligned to 16 bytes for n32.  */
#ifdef  __mips16
#ifdef  __mips16
#define RA $7
#define RA $7
#else
#else
#define RA $31
#define RA $31
#endif
#endif
        .section .init,"ax",@progbits
        .section .init,"ax",@progbits
#ifdef __mips64
#ifdef __mips64
        ld      RA,40($sp)
        ld      RA,40($sp)
        daddu   $sp,$sp,48
        daddu   $sp,$sp,48
#else
#else
        lw      RA,20($sp)
        lw      RA,20($sp)
        addu    $sp,$sp,32
        addu    $sp,$sp,32
#endif
#endif
        j       RA
        j       RA
        .section .fini,"ax",@progbits
        .section .fini,"ax",@progbits
#ifdef  __mips64
#ifdef  __mips64
        ld      RA,40($sp)
        ld      RA,40($sp)
        daddu   $sp,$sp,48
        daddu   $sp,$sp,48
#else
#else
        lw      RA,20($sp)
        lw      RA,20($sp)
        addu    $sp,$sp,32
        addu    $sp,$sp,32
#endif
#endif
        j       RA
        j       RA
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.