OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [mips/] [generic.md] - Diff between revs 38 and 154

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 154
;; Generic DFA-based pipeline description for MIPS targets
;; Generic DFA-based pipeline description for MIPS targets
;;   Copyright (C) 2004, 2005, 2007 Free Software Foundation, Inc.
;;   Copyright (C) 2004, 2005, 2007 Free Software Foundation, Inc.
;;
;;
;; This file is part of GCC.
;; This file is part of GCC.
;; GCC is free software; you can redistribute it and/or modify it
;; GCC is free software; you can redistribute it and/or modify it
;; under the terms of the GNU General Public License as published
;; under the terms of the GNU General Public License as published
;; by the Free Software Foundation; either version 3, or (at your
;; by the Free Software Foundation; either version 3, or (at your
;; option) any later version.
;; option) any later version.
;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
;; License for more details.
;; License for more details.
;; You should have received a copy of the GNU General Public License
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3.  If not see
;; along with GCC; see the file COPYING3.  If not see
;; .
;; .
;; This file is derived from the old define_function_unit description.
;; This file is derived from the old define_function_unit description.
;; Each reservation can be overridden on a processor-by-processor basis.
;; Each reservation can be overridden on a processor-by-processor basis.
(define_insn_reservation "generic_alu" 1
(define_insn_reservation "generic_alu" 1
  (eq_attr "type" "unknown,prefetch,prefetchx,condmove,const,arith,
  (eq_attr "type" "unknown,prefetch,prefetchx,condmove,const,arith,
                   shift,slt,clz,trap,multi,nop")
                   shift,slt,clz,trap,multi,nop")
  "alu")
  "alu")
(define_insn_reservation "generic_load" 3
(define_insn_reservation "generic_load" 3
  (eq_attr "type" "load,fpload,fpidxload")
  (eq_attr "type" "load,fpload,fpidxload")
  "alu")
  "alu")
(define_insn_reservation "generic_store" 1
(define_insn_reservation "generic_store" 1
  (eq_attr "type" "store,fpstore,fpidxstore")
  (eq_attr "type" "store,fpstore,fpidxstore")
  "alu")
  "alu")
(define_insn_reservation "generic_xfer" 2
(define_insn_reservation "generic_xfer" 2
  (eq_attr "type" "xfer")
  (eq_attr "type" "xfer")
  "alu")
  "alu")
(define_insn_reservation "generic_branch" 1
(define_insn_reservation "generic_branch" 1
  (eq_attr "type" "branch,jump,call")
  (eq_attr "type" "branch,jump,call")
  "alu")
  "alu")
(define_insn_reservation "generic_hilo" 1
(define_insn_reservation "generic_hilo" 1
  (eq_attr "type" "mfhilo,mthilo")
  (eq_attr "type" "mfhilo,mthilo")
  "imuldiv*3")
  "imuldiv*3")
(define_insn_reservation "generic_imul" 17
(define_insn_reservation "generic_imul" 17
  (eq_attr "type" "imul,imul3,imadd")
  (eq_attr "type" "imul,imul3,imadd")
  "imuldiv*17")
  "imuldiv*17")
(define_insn_reservation "generic_idiv" 38
(define_insn_reservation "generic_idiv" 38
  (eq_attr "type" "idiv")
  (eq_attr "type" "idiv")
  "imuldiv*38")
  "imuldiv*38")
(define_insn_reservation "generic_fcvt" 1
(define_insn_reservation "generic_fcvt" 1
  (eq_attr "type" "fcvt")
  (eq_attr "type" "fcvt")
  "alu")
  "alu")
(define_insn_reservation "generic_fmove" 2
(define_insn_reservation "generic_fmove" 2
  (eq_attr "type" "fabs,fneg,fmove")
  (eq_attr "type" "fabs,fneg,fmove")
  "alu")
  "alu")
(define_insn_reservation "generic_fcmp" 3
(define_insn_reservation "generic_fcmp" 3
  (eq_attr "type" "fcmp")
  (eq_attr "type" "fcmp")
  "alu")
  "alu")
(define_insn_reservation "generic_fadd" 4
(define_insn_reservation "generic_fadd" 4
  (eq_attr "type" "fadd")
  (eq_attr "type" "fadd")
  "alu")
  "alu")
(define_insn_reservation "generic_fmul_single" 7
(define_insn_reservation "generic_fmul_single" 7
  (and (eq_attr "type" "fmul,fmadd")
  (and (eq_attr "type" "fmul,fmadd")
       (eq_attr "mode" "SF"))
       (eq_attr "mode" "SF"))
  "alu")
  "alu")
(define_insn_reservation "generic_fmul_double" 8
(define_insn_reservation "generic_fmul_double" 8
  (and (eq_attr "type" "fmul,fmadd")
  (and (eq_attr "type" "fmul,fmadd")
       (eq_attr "mode" "DF"))
       (eq_attr "mode" "DF"))
  "alu")
  "alu")
(define_insn_reservation "generic_fdiv_single" 23
(define_insn_reservation "generic_fdiv_single" 23
  (and (eq_attr "type" "fdiv,frdiv")
  (and (eq_attr "type" "fdiv,frdiv")
       (eq_attr "mode" "SF"))
       (eq_attr "mode" "SF"))
  "alu")
  "alu")
(define_insn_reservation "generic_fdiv_double" 36
(define_insn_reservation "generic_fdiv_double" 36
  (and (eq_attr "type" "fdiv,frdiv")
  (and (eq_attr "type" "fdiv,frdiv")
       (eq_attr "mode" "DF"))
       (eq_attr "mode" "DF"))
  "alu")
  "alu")
(define_insn_reservation "generic_fsqrt_single" 54
(define_insn_reservation "generic_fsqrt_single" 54
  (and (eq_attr "type" "fsqrt,frsqrt")
  (and (eq_attr "type" "fsqrt,frsqrt")
       (eq_attr "mode" "SF"))
       (eq_attr "mode" "SF"))
  "alu")
  "alu")
(define_insn_reservation "generic_fsqrt_double" 112
(define_insn_reservation "generic_fsqrt_double" 112
  (and (eq_attr "type" "fsqrt,frsqrt")
  (and (eq_attr "type" "fsqrt,frsqrt")
       (eq_attr "mode" "DF"))
       (eq_attr "mode" "DF"))
  "alu")
  "alu")
(define_insn_reservation "generic_frecip_fsqrt_step" 5
(define_insn_reservation "generic_frecip_fsqrt_step" 5
  (eq_attr "type" "frdiv1,frdiv2,frsqrt1,frsqrt2")
  (eq_attr "type" "frdiv1,frdiv2,frsqrt1,frsqrt2")
  "alu")
  "alu")
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.