OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [or32/] [or32.opt] - Diff between revs 154 and 177

Only display areas with differences | Details | Blame | View Log

Rev 154 Rev 177
; Options for the OR32 port of the compiler
; Options for the OR32 port of the compiler
mhard-float
mhard-float
Target RejectNegative Mask(HARD_FLOAT)
Target RejectNegative Mask(HARD_FLOAT)
Use hardware floating point
Use hardware floating point
msoft-float
msoft-float
Target RejectNegative InverseMask(HARD_FLOAT)
Target RejectNegative InverseMask(HARD_FLOAT)
Do not use hardware floating point
Do not use hardware floating point
mdouble-float
mdouble-float
Target Report RejectNegative Mask(DOUBLE_FLOAT)
Target Report RejectNegative Mask(DOUBLE_FLOAT)
Allow hardware floating-point instructions to cover both 32-bit and 64-bit operations
Allow hardware floating-point instructions to cover both 32-bit and 64-bit operations
mhard-div
mhard-div
Target RejectNegative Mask(HARD_DIV)
Target RejectNegative Mask(HARD_DIV)
Use hardware division
Use hardware division
msoft-div
msoft-div
Target RejectNegative InverseMask(HARD_DIV)
Target RejectNegative InverseMask(HARD_DIV)
Do not use hardware division
Do not use hardware division
mhard-mul
mhard-mul
Target RejectNegative Mask(HARD_MUL)
Target RejectNegative Mask(HARD_MUL)
Use hardware multiplication
Use hardware multiplication
msoft-mul
msoft-mul
Target RejectNegative InverseMask(HARD_MUL)
Target RejectNegative InverseMask(HARD_MUL)
Do not use hardware multiplication
Do not use hardware multiplication
maj
maj
Target Mask(MASK_ALIGNED_JUMPS)
Target Mask(MASK_ALIGNED_JUMPS)
Use aligned jumps
Use aligned jumps
msext
msext
Target Mask(MASK_SEXT)
Target Mask(MASK_SEXT)
Use sign-extending instructions
Use sign-extending instructions
mcmov
mcmov
Target Mask(MASK_CMOV)
Target Mask(MASK_CMOV)
Use conditional move instructions
Use conditional move instructions
mlogue
mlogue
Target Mask(MASK_SCHED_LOGUE)
Target Mask(MASK_SCHED_LOGUE)
Schedule prologue/epilogue
Schedule prologue/epilogue
mror
mror
Target Mask(MASK_ROR)
Target Mask(MASK_ROR)
Emit ROR instructions
Emit ROR instructions
msibcall
msibcall
Target Mask(MASK_SIBCALL)
Target Mask(MASK_SIBCALL)
Enable sibcall optimization
Enable sibcall optimization
mor32-newlib
mor32-newlib
Target RejectNegative
Target RejectNegative
Link with the OR32 newlib library
Link with the OR32 newlib library
 
 
 
mor32-newlib-uart
 
Target RejectNegative
 
Link with the OR32 newlib UART library
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.