OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [sparc/] [sparc-modes.def] - Diff between revs 38 and 154

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 154
/* Definitions of target machine for GCC, for Sun SPARC.
/* Definitions of target machine for GCC, for Sun SPARC.
   Copyright (C) 2002, 2004, 2007 Free Software Foundation, Inc.
   Copyright (C) 2002, 2004, 2007 Free Software Foundation, Inc.
   Contributed by Michael Tiemann (tiemann@cygnus.com).
   Contributed by Michael Tiemann (tiemann@cygnus.com).
   64 bit SPARC V9 support by Michael Tiemann, Jim Wilson, and Doug Evans,
   64 bit SPARC V9 support by Michael Tiemann, Jim Wilson, and Doug Evans,
   at Cygnus Support.
   at Cygnus Support.
This file is part of GCC.
This file is part of GCC.
GCC is free software; you can redistribute it and/or modify
GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
the Free Software Foundation; either version 3, or (at your option)
any later version.
any later version.
GCC is distributed in the hope that it will be useful,
GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING3.  If not see
along with GCC; see the file COPYING3.  If not see
.  */
.  */
/* 128-bit floating point */
/* 128-bit floating point */
FLOAT_MODE (TF, 16, ieee_quad_format);
FLOAT_MODE (TF, 16, ieee_quad_format);
/* Add any extra modes needed to represent the condition code.
/* Add any extra modes needed to represent the condition code.
   On the SPARC, we have a "no-overflow" mode which is used when an add or
   On the SPARC, we have a "no-overflow" mode which is used when an add or
   subtract insn is used to set the condition code.  Different branches are
   subtract insn is used to set the condition code.  Different branches are
   used in this case for some operations.
   used in this case for some operations.
   We also have two modes to indicate that the relevant condition code is
   We also have two modes to indicate that the relevant condition code is
   in the floating-point condition code register.  One for comparisons which
   in the floating-point condition code register.  One for comparisons which
   will generate an exception if the result is unordered (CCFPEmode) and
   will generate an exception if the result is unordered (CCFPEmode) and
   one for comparisons which will never trap (CCFPmode).
   one for comparisons which will never trap (CCFPmode).
   CCXmode and CCX_NOOVmode are only used by v9.  */
   CCXmode and CCX_NOOVmode are only used by v9.  */
CC_MODE (CCX);
CC_MODE (CCX);
CC_MODE (CC_NOOV);
CC_MODE (CC_NOOV);
CC_MODE (CCX_NOOV);
CC_MODE (CCX_NOOV);
CC_MODE (CCFP);
CC_MODE (CCFP);
CC_MODE (CCFPE);
CC_MODE (CCFPE);
/* Vector modes.  */
/* Vector modes.  */
VECTOR_MODES (INT, 8);        /*       V8QI V4HI V2SI */
VECTOR_MODES (INT, 8);        /*       V8QI V4HI V2SI */
VECTOR_MODES (INT, 4);        /*       V4QI V2HI */
VECTOR_MODES (INT, 4);        /*       V4QI V2HI */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.