URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [g++.dg/] [other/] [i386-1.C] - Diff between revs 149 and 154

Rev 149	Rev 154
`/* { dg-do run { target i?86-- x86_64-- } } */`	`/* { dg-do run { target i?86-- x86_64-- } } */`
`/* { dg-options "-march=pentium4" } */`	`/* { dg-options "-march=pentium4" } */`
`/* { dg-require-effective-target ilp32 } */`	`/* { dg-require-effective-target ilp32 } */`

`#include`	`#include`
`#include`	`#include`
`#include "../../gcc.dg/i386-cpuid.h"`	`#include "../../gcc.dg/i386-cpuid.h"`

`int main(int argc, char** argv) {`	`int main(int argc, char** argv) {`
`float a = 1.0f;`	`float a = 1.0f;`
`float b = 2.0f;`	`float b = 2.0f;`
`float c = 3.0f;`	`float c = 3.0f;`
`float r;`	`float r;`

`unsigned long cpu_facilities;`	`unsigned long cpu_facilities;`

`cpu_facilities = i386_cpuid ();`	`cpu_facilities = i386_cpuid ();`

`if ((cpu_facilities & (bit_MMX \| bit_SSE \| bit_SSE2 \| bit_CMOV))`	`if ((cpu_facilities & (bit_MMX \| bit_SSE \| bit_SSE2 \| bit_CMOV))`
`!= (bit_MMX \| bit_SSE \| bit_SSE2 \| bit_CMOV))`	`!= (bit_MMX \| bit_SSE \| bit_SSE2 \| bit_CMOV))`
`/* If host has no vector support, pass. */`	`/* If host has no vector support, pass. */`
`return 0;`	`return 0;`

`__m128 v = _mm_set_ps(a, b, c, 0);`	`__m128 v = _mm_set_ps(a, b, c, 0);`

`v = (__m128)_mm_srli_si128((__m128i)v, 4);`	`v = (__m128)_mm_srli_si128((__m128i)v, 4);`
`_mm_store_ss(&r, v);`	`_mm_store_ss(&r, v);`
`if (r != 3.0f)`	`if (r != 3.0f)`
`abort ();`	`abort ();`
`exit (0);`	`exit (0);`
`}`	`}`