URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 149 |
Rev 154 |
/* PR target/11805. */
|
/* PR target/11805. */
|
|
|
/* Consider the following sequence.
|
/* Consider the following sequence.
|
|
|
(set (cc0)
|
(set (cc0)
|
(and:HI (reg:HI 0)
|
(and:HI (reg:HI 0)
|
(const_int 1)))
|
(const_int 1)))
|
|
|
(set (pc)
|
(set (pc)
|
(if_then_else (le (cc0)
|
(if_then_else (le (cc0)
|
(const_int 0))
|
(const_int 0))
|
(label_ref 17)
|
(label_ref 17)
|
(pc)))
|
(pc)))
|
|
|
On h8300, the first insn does not set the overflow flag, but the
|
On h8300, the first insn does not set the overflow flag, but the
|
second requires the overflow flag. As a result, when the final
|
second requires the overflow flag. As a result, when the final
|
wants to output the jump insn, it cannot find a test insn that
|
wants to output the jump insn, it cannot find a test insn that
|
gives appropriate condition flags. */
|
gives appropriate condition flags. */
|
|
|
unsigned char
|
unsigned char
|
foo (unsigned char a)
|
foo (unsigned char a)
|
{
|
{
|
return (a & 1) > 0;
|
return (a & 1) > 0;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.