URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 149 |
Rev 154 |
/* { dg-do compile { target sh-*-* sh[1234ble]*-*-*} } */
|
/* { dg-do compile { target sh-*-* sh[1234ble]*-*-*} } */
|
/* { dg-options "-O" } */
|
/* { dg-options "-O" } */
|
extern void foo ();
|
extern void foo ();
|
|
|
void
|
void
|
(__attribute__ ((trapa_handler)) isr) ()
|
(__attribute__ ((trapa_handler)) isr) ()
|
{
|
{
|
foo ();
|
foo ();
|
}
|
}
|
|
|
/* { dg-final { scan-assembler-times "rte" 1} } */
|
/* { dg-final { scan-assembler-times "rte" 1} } */
|
/* No interrupt-specific saves should be needed. /
|
/* No interrupt-specific saves should be needed. /
|
/* { dg-final { scan-assembler-not "\[^f\]r\[0-7\]\[ \t,\]\[^\n\]*r15" } } */
|
/* { dg-final { scan-assembler-not "\[^f\]r\[0-7\]\[ \t,\]\[^\n\]*r15" } } */
|
/* { dg-final { scan-assembler-not "@r15\[^\n\]*\[^f\]r\[0-7\]\n" } } */
|
/* { dg-final { scan-assembler-not "@r15\[^\n\]*\[^f\]r\[0-7\]\n" } } */
|
/* { dg-final { scan-assembler-not "\[^f\]r\[8-9\]" } } */
|
/* { dg-final { scan-assembler-not "\[^f\]r\[8-9\]" } } */
|
/* { dg-final { scan-assembler-not "\[^f\]r1\[,0-3\]" } } */
|
/* { dg-final { scan-assembler-not "\[^f\]r1\[,0-3\]" } } */
|
/* { dg-final { scan-assembler-not "macl" } } */
|
/* { dg-final { scan-assembler-not "macl" } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.