URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 149 |
Rev 154 |
/* PR middle-end/20491 */
|
/* PR middle-end/20491 */
|
|
|
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-skip-if "" { hppa*64*-*-* } "*" "" } */
|
/* { dg-skip-if "" { hppa*64*-*-* } "*" "" } */
|
|
|
/* Combine used to introduce invalid subregs for the asm input, and
|
/* Combine used to introduce invalid subregs for the asm input, and
|
we'd crash later on, when removing all subregs. */
|
we'd crash later on, when removing all subregs. */
|
|
|
volatile unsigned short _const_32 [4] = {1,2,3,4};
|
volatile unsigned short _const_32 [4] = {1,2,3,4};
|
void
|
void
|
evas_common_convert_yuv_420p_601_rgba()
|
evas_common_convert_yuv_420p_601_rgba()
|
{
|
{
|
__asm__ __volatile__ ("" : : "X" (*_const_32));
|
__asm__ __volatile__ ("" : : "X" (*_const_32));
|
}
|
}
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.