URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 149 |
Rev 154 |
/* Due to a reload inheritance bug, the asm statement in f() would be passed
|
/* Due to a reload inheritance bug, the asm statement in f() would be passed
|
the low part of u.ll on little-endian 32-bit targets. */
|
the low part of u.ll on little-endian 32-bit targets. */
|
/* { dg-do run { target mips*-*-* } } */
|
/* { dg-do run { target mips*-*-* } } */
|
|
|
extern void abort (void);
|
extern void abort (void);
|
extern void exit (int);
|
extern void exit (int);
|
|
|
#if !defined(__mips16)
|
#if !defined(__mips16)
|
unsigned int g;
|
unsigned int g;
|
|
|
unsigned long long f (unsigned int x)
|
unsigned long long f (unsigned int x)
|
{
|
{
|
union { unsigned long long ll; unsigned int parts[2]; } u;
|
union { unsigned long long ll; unsigned int parts[2]; } u;
|
|
|
u.ll = ((unsigned long long) x * x);
|
u.ll = ((unsigned long long) x * x);
|
asm ("mflo\t%0" : "=r" (g) : "l" (u.parts[1]));
|
asm ("mflo\t%0" : "=r" (g) : "l" (u.parts[1]));
|
return u.ll;
|
return u.ll;
|
}
|
}
|
|
|
int main ()
|
int main ()
|
{
|
{
|
union { unsigned long long ll; unsigned int parts[2]; } u;
|
union { unsigned long long ll; unsigned int parts[2]; } u;
|
|
|
u.ll = f (0x12345678);
|
u.ll = f (0x12345678);
|
if (g != u.parts[1])
|
if (g != u.parts[1])
|
abort ();
|
abort ();
|
exit (0);
|
exit (0);
|
}
|
}
|
#else
|
#else
|
int main () { exit (0); }
|
int main () { exit (0); }
|
#endif
|
#endif
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.