URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [ultrasp10.c] - Diff between revs 149 and 154

Rev 149	Rev 154
`/* PR target/11965 */`	`/* PR target/11965 */`
`/* Originator: <jk@tools.de> */`	`/* Originator: <jk@tools.de> */`
`/* { dg-do run { target sparc--* } } */`	`/* { dg-do run { target sparc--* } } */`
`/* { dg-options "-O -mcpu=ultrasparc" } */`	`/* { dg-options "-O -mcpu=ultrasparc" } */`

`/* This used to fail on 32-bit Ultrasparc because GCC emitted`	`/* This used to fail on 32-bit Ultrasparc because GCC emitted`
`an invalid shift instruction. */`	`an invalid shift instruction. */`


`static inline unsigned int shift(int n, unsigned int value)`	`static inline unsigned int shift(int n, unsigned int value)`
`{`	`{`
`return value << n;`	`return value << n;`
`}`	`}`

`unsigned int val = 1;`	`unsigned int val = 1;`

`int main(void)`	`int main(void)`
`{`	`{`
`int i;`	`int i;`

`for (i = 0; i < 4; i++)`	`for (i = 0; i < 4; i++)`
`val = shift(32, val);`	`val = shift(32, val);`

`return 0;`	`return 0;`
`}`	`}`