OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [frv/] [arch.c] - Diff between revs 24 and 157

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
/* Simulator support for frv.
/* Simulator support for frv.
 
 
THIS FILE IS MACHINE GENERATED WITH CGEN.
THIS FILE IS MACHINE GENERATED WITH CGEN.
 
 
Copyright 1996-2005 Free Software Foundation, Inc.
Copyright 1996-2005 Free Software Foundation, Inc.
 
 
This file is part of the GNU simulators.
This file is part of the GNU simulators.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.
along with this program.  If not, see <http://www.gnu.org/licenses/>.
 
 
*/
*/
 
 
#include "sim-main.h"
#include "sim-main.h"
#include "bfd.h"
#include "bfd.h"
 
 
const MACH *sim_machs[] =
const MACH *sim_machs[] =
{
{
#ifdef HAVE_CPU_FRVBF
#ifdef HAVE_CPU_FRVBF
  & frv_mach,
  & frv_mach,
#endif
#endif
#ifdef HAVE_CPU_FRVBF
#ifdef HAVE_CPU_FRVBF
  & fr550_mach,
  & fr550_mach,
#endif
#endif
#ifdef HAVE_CPU_FRVBF
#ifdef HAVE_CPU_FRVBF
  & fr500_mach,
  & fr500_mach,
#endif
#endif
#ifdef HAVE_CPU_FRVBF
#ifdef HAVE_CPU_FRVBF
  & tomcat_mach,
  & tomcat_mach,
#endif
#endif
#ifdef HAVE_CPU_FRVBF
#ifdef HAVE_CPU_FRVBF
  & fr400_mach,
  & fr400_mach,
#endif
#endif
#ifdef HAVE_CPU_FRVBF
#ifdef HAVE_CPU_FRVBF
  & fr450_mach,
  & fr450_mach,
#endif
#endif
#ifdef HAVE_CPU_FRVBF
#ifdef HAVE_CPU_FRVBF
  & simple_mach,
  & simple_mach,
#endif
#endif
  0
  0
};
};
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.