OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [ppc/] [sim-endian.c] - Diff between revs 24 and 157

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
/*  This file is part of the program psim.
/*  This file is part of the program psim.
 
 
    Copyright (C) 1994-1995, Andrew Cagney <cagney@highland.com.au>
    Copyright (C) 1994-1995, Andrew Cagney <cagney@highland.com.au>
 
 
    This program is free software; you can redistribute it and/or modify
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation; either version 2 of the License, or
    the Free Software Foundation; either version 2 of the License, or
    (at your option) any later version.
    (at your option) any later version.
 
 
    This program is distributed in the hope that it will be useful,
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    GNU General Public License for more details.
 
 
    You should have received a copy of the GNU General Public License
    You should have received a copy of the GNU General Public License
    along with this program; if not, write to the Free Software
    along with this program; if not, write to the Free Software
    Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
    Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 
 
    */
    */
 
 
 
 
#ifndef _SIM_ENDIAN_C_
#ifndef _SIM_ENDIAN_C_
#define _SIM_ENDIAN_C_
#define _SIM_ENDIAN_C_
 
 
#include "config.h"
#include "config.h"
#include "basics.h"
#include "basics.h"
 
 
 
 
#if !defined(_SWAP_1)
#if !defined(_SWAP_1)
#define _SWAP_1(SET,RAW) SET (RAW)
#define _SWAP_1(SET,RAW) SET (RAW)
#endif
#endif
 
 
#if !defined(_SWAP_2) && (WITH_HOST_BYTE_ORDER == LITTLE_ENDIAN) && defined(htons)
#if !defined(_SWAP_2) && (WITH_HOST_BYTE_ORDER == LITTLE_ENDIAN) && defined(htons)
#define _SWAP_2(SET,RAW) SET htons (RAW)
#define _SWAP_2(SET,RAW) SET htons (RAW)
#endif
#endif
 
 
#ifndef _SWAP_2
#ifndef _SWAP_2
#define _SWAP_2(SET,RAW) SET (((RAW) >> 8) | ((RAW) << 8))
#define _SWAP_2(SET,RAW) SET (((RAW) >> 8) | ((RAW) << 8))
#endif
#endif
 
 
#if !defined(_SWAP_4) && (WITH_HOST_BYTE_ORDER == LITTLE_ENDIAN) && defined(htonl)
#if !defined(_SWAP_4) && (WITH_HOST_BYTE_ORDER == LITTLE_ENDIAN) && defined(htonl)
#define _SWAP_4(SET,RAW) SET htonl (RAW)
#define _SWAP_4(SET,RAW) SET htonl (RAW)
#endif
#endif
 
 
#ifndef _SWAP_4
#ifndef _SWAP_4
#define _SWAP_4(SET,RAW) SET (((RAW) << 24) | (((RAW) & 0xff00) << 8) | (((RAW) & 0xff0000) >> 8) | ((RAW) >> 24))
#define _SWAP_4(SET,RAW) SET (((RAW) << 24) | (((RAW) & 0xff00) << 8) | (((RAW) & 0xff0000) >> 8) | ((RAW) >> 24))
#endif
#endif
 
 
#ifndef _SWAP_8
#ifndef _SWAP_8
#define _SWAP_8(SET,RAW) \
#define _SWAP_8(SET,RAW) \
  union { unsigned_8 dword; unsigned_4 words[2]; } in, out; \
  union { unsigned_8 dword; unsigned_4 words[2]; } in, out; \
  in.dword = RAW; \
  in.dword = RAW; \
  _SWAP_4 (out.words[0] =, in.words[1]); \
  _SWAP_4 (out.words[0] =, in.words[1]); \
  _SWAP_4 (out.words[1] =, in.words[0]); \
  _SWAP_4 (out.words[1] =, in.words[0]); \
  SET out.dword;
  SET out.dword;
#endif
#endif
 
 
#define N 1
#define N 1
#include "sim-endian-n.h"
#include "sim-endian-n.h"
#undef N
#undef N
 
 
#define N 2
#define N 2
#include "sim-endian-n.h"
#include "sim-endian-n.h"
#undef N
#undef N
 
 
#define N 4
#define N 4
#include "sim-endian-n.h"
#include "sim-endian-n.h"
#undef N
#undef N
 
 
#define N 8
#define N 8
#include "sim-endian-n.h"
#include "sim-endian-n.h"
#undef N
#undef N
 
 
#endif /* _SIM_ENDIAN_C_ */
#endif /* _SIM_ENDIAN_C_ */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.