URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 24 |
Rev 157 |
.include "t-macros.i"
|
.include "t-macros.i"
|
|
|
start
|
start
|
|
|
;; clear FX
|
;; clear FX
|
loadpsw2 0x8005
|
loadpsw2 0x8005
|
loadacc2 a1 0x7f 0xffff 0xffff
|
loadacc2 a1 0x7f 0xffff 0xffff
|
load r8 0xffff
|
load r8 0xffff
|
load r9 0x8001
|
load r9 0x8001
|
test_macu1:
|
test_macu1:
|
MACU a1, r9, r8
|
MACU a1, r9, r8
|
checkacc2 1 a1 0x80 0x8000 0x7FFE
|
checkacc2 1 a1 0x80 0x8000 0x7FFE
|
|
|
;; set FX
|
;; set FX
|
loadpsw2 0x8085
|
loadpsw2 0x8085
|
loadacc2 a1 0x7f 0xffff 0xffff
|
loadacc2 a1 0x7f 0xffff 0xffff
|
load r8 0xffff
|
load r8 0xffff
|
load r9 0x8001
|
load r9 0x8001
|
test_macu2:
|
test_macu2:
|
MACU a1, r9, r8
|
MACU a1, r9, r8
|
checkacc2 2 a1 0x81 0x0000 0xfffd
|
checkacc2 2 a1 0x81 0x0000 0xfffd
|
|
|
|
|
|
|
|
|
;; clear FX
|
;; clear FX
|
ldi r2, #0x8005
|
ldi r2, #0x8005
|
mvtc r2, cr0
|
mvtc r2, cr0
|
|
|
loadacc2 a1 0x7f 0xffff 0xffff
|
loadacc2 a1 0x7f 0xffff 0xffff
|
ldi r8, #0xffff
|
ldi r8, #0xffff
|
ldi r9, #0x7FFF
|
ldi r9, #0x7FFF
|
test_macsu1:
|
test_macsu1:
|
MACSU a1, r9, r8
|
MACSU a1, r9, r8
|
checkacc2 3 a1 0x80 0x7FFE 0x8000
|
checkacc2 3 a1 0x80 0x7FFE 0x8000
|
|
|
;; set FX
|
;; set FX
|
ldi r2, #0x8085
|
ldi r2, #0x8085
|
mvtc r2, cr0
|
mvtc r2, cr0
|
|
|
loadacc2 a1 0x7f 0xffff 0xffff
|
loadacc2 a1 0x7f 0xffff 0xffff
|
ldi r8, #0xffff
|
ldi r8, #0xffff
|
ldi r9, #0x7FFF
|
ldi r9, #0x7FFF
|
test_macsu2:
|
test_macsu2:
|
MACSU a1, r9, r8
|
MACSU a1, r9, r8
|
checkacc2 4 a1 0x80 0xfffd 0x0001
|
checkacc2 4 a1 0x80 0xfffd 0x0001
|
|
|
;; clear FX
|
;; clear FX
|
ldi r2, #0x8005
|
ldi r2, #0x8005
|
mvtc r2, cr0
|
mvtc r2, cr0
|
|
|
loadacc2 a1 0x7f 0xffff 0xffff
|
loadacc2 a1 0x7f 0xffff 0xffff
|
ldi r8, 0xffff
|
ldi r8, 0xffff
|
ldi r9, 0x8001
|
ldi r9, 0x8001
|
test_macsu3:
|
test_macsu3:
|
MACSU a1, r9, r8
|
MACSU a1, r9, r8
|
checkacc2 5 a1 0x7F 0x8001 0x7FFE
|
checkacc2 5 a1 0x7F 0x8001 0x7FFE
|
|
|
;; set FX
|
;; set FX
|
ldi r2, #0x8085
|
ldi r2, #0x8085
|
mvtc r2, cr0
|
mvtc r2, cr0
|
|
|
loadacc2 a1 0x7f 0xffff 0xffff
|
loadacc2 a1 0x7f 0xffff 0xffff
|
ldi r8, #0xffff
|
ldi r8, #0xffff
|
ldi r9, #0x8001
|
ldi r9, #0x8001
|
test_macsu4:
|
test_macsu4:
|
MACSU a1, r9, r8
|
MACSU a1, r9, r8
|
checkacc2 6 a1 0x7f 0x0002 0xFFFD
|
checkacc2 6 a1 0x7f 0x0002 0xFFFD
|
|
|
exit0
|
exit0
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.