OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [moverwpc.ms] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# mach: crisv3 crisv8 crisv10
# mach: crisv3 crisv8 crisv10
# xerror:
# xerror:
# output: General register write to PC is not implemented.\nprogram stopped with signal 5.\n
# output: General register write to PC is not implemented.\nprogram stopped with signal 5.\n
 .include "testutils.inc"
 .include "testutils.inc"
 startnostack
 startnostack
 setf
 setf
 move.d r5,pc
 move.d r5,pc
 quit
 quit
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.