OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movprv32.ms] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# mach: crisv32
# mach: crisv32
# output: ffffff20\nbb113344\n
# output: ffffff20\nbb113344\n
# Test v32-specific special registers.  FIXME: more registers.
# Test v32-specific special registers.  FIXME: more registers.
 .include "testutils.inc"
 .include "testutils.inc"
 start
 start
 moveq -1,r3
 moveq -1,r3
 setf zcvn
 setf zcvn
 move vr,r3
 move vr,r3
 test_cc 1 1 1 1
 test_cc 1 1 1 1
 dumpr3
 dumpr3
 moveq -1,r3
 moveq -1,r3
 move.d 0xbb113344,r4
 move.d 0xbb113344,r4
 clearf cvnz
 clearf cvnz
 move r4,mof
 move r4,mof
 test_cc 0 0 0 0
 test_cc 0 0 0 0
 move mof,r3
 move mof,r3
 dumpr3
 dumpr3
 quit
 quit
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.