OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [fr30/] [lduh.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# fr30 testcase for
# fr30 testcase for
# mach(): fr30
# mach(): fr30
# lduh $Rj,$Ri
# lduh $Rj,$Ri
# lduh @($R13,$Rj),$Ri
# lduh @($R13,$Rj),$Ri
# lduh @($R14,$disp9),$Ri
# lduh @($R14,$disp9),$Ri
        .include "testutils.inc"
        .include "testutils.inc"
        START
        START
        .text
        .text
        .global lduh
        .global lduh
lduh:
lduh:
        ; Test lduh $Rj,$Ri
        ; Test lduh $Rj,$Ri
        mvi_h_mem       #0x0000beef,sp
        mvi_h_mem       #0x0000beef,sp
        set_cc          0x0f            ; condition codes should not change
        set_cc          0x0f            ; condition codes should not change
        lduh            @sp,r7
        lduh            @sp,r7
        test_cc         1 1 1 1
        test_cc         1 1 1 1
        test_h_gr       0,r7
        test_h_gr       0,r7
        mvi_h_mem       #0x0001beef,sp
        mvi_h_mem       #0x0001beef,sp
        set_cc          0x07            ; condition codes should not change
        set_cc          0x07            ; condition codes should not change
        lduh            @sp,r7
        lduh            @sp,r7
        test_cc         0 1 1 1
        test_cc         0 1 1 1
        test_h_gr       1,r7
        test_h_gr       1,r7
        mvi_h_mem       #0x7fffbeef,sp
        mvi_h_mem       #0x7fffbeef,sp
        set_cc          0x0b            ; condition codes should not change
        set_cc          0x0b            ; condition codes should not change
        lduh            @sp,r7
        lduh            @sp,r7
        test_cc         1 0 1 1
        test_cc         1 0 1 1
        test_h_gr       0x7fff,r7
        test_h_gr       0x7fff,r7
        mvi_h_mem       #0x8000beef,sp
        mvi_h_mem       #0x8000beef,sp
        set_cc          0x0d            ; condition codes should not change
        set_cc          0x0d            ; condition codes should not change
        lduh            @sp,r7
        lduh            @sp,r7
        test_cc         1 1 0 1
        test_cc         1 1 0 1
        test_h_gr       0x8000,r7
        test_h_gr       0x8000,r7
        mvi_h_mem       #0xffffbeef,sp
        mvi_h_mem       #0xffffbeef,sp
        set_cc          0x0e            ; condition codes should not change
        set_cc          0x0e            ; condition codes should not change
        lduh            @sp,r7
        lduh            @sp,r7
        test_cc         1 1 1 0
        test_cc         1 1 1 0
        test_h_gr       0xffff,r7
        test_h_gr       0xffff,r7
        ; Test lduh @($R13,$Rj),$Ri
        ; Test lduh @($R13,$Rj),$Ri
        mvr_h_gr        sp,r13
        mvr_h_gr        sp,r13
        inci_h_gr       -8,r13
        inci_h_gr       -8,r13
        mvi_h_gr        8,r8
        mvi_h_gr        8,r8
        mvi_h_mem       #0x0000beef,sp
        mvi_h_mem       #0x0000beef,sp
        set_cc          0x0f            ; condition codes should not change
        set_cc          0x0f            ; condition codes should not change
        lduh            @(r13,r8),r7
        lduh            @(r13,r8),r7
        test_cc         1 1 1 1
        test_cc         1 1 1 1
        test_h_gr       0,r7
        test_h_gr       0,r7
        mvi_h_mem       #0x0001beef,sp
        mvi_h_mem       #0x0001beef,sp
        set_cc          0x07            ; condition codes should not change
        set_cc          0x07            ; condition codes should not change
        lduh            @(r13,r8),r7
        lduh            @(r13,r8),r7
        test_cc         0 1 1 1
        test_cc         0 1 1 1
        test_h_gr       1,r7
        test_h_gr       1,r7
        mvi_h_mem       #0x7fffbeef,sp
        mvi_h_mem       #0x7fffbeef,sp
        set_cc          0x0b            ; condition codes should not change
        set_cc          0x0b            ; condition codes should not change
        lduh            @(r13,r8),r7
        lduh            @(r13,r8),r7
        test_cc         1 0 1 1
        test_cc         1 0 1 1
        test_h_gr       0x7fff,r7
        test_h_gr       0x7fff,r7
        mvi_h_mem       #0x8000beef,sp
        mvi_h_mem       #0x8000beef,sp
        set_cc          0x0d            ; condition codes should not change
        set_cc          0x0d            ; condition codes should not change
        lduh            @(r13,r8),r7
        lduh            @(r13,r8),r7
        test_cc         1 1 0 1
        test_cc         1 1 0 1
        test_h_gr       0x8000,r7
        test_h_gr       0x8000,r7
        mvi_h_mem       #0xffffbeef,sp
        mvi_h_mem       #0xffffbeef,sp
        set_cc          0x0e            ; condition codes should not change
        set_cc          0x0e            ; condition codes should not change
        lduh            @(r13,r8),r7
        lduh            @(r13,r8),r7
        test_cc         1 1 1 0
        test_cc         1 1 1 0
        test_h_gr       0xffff,r7
        test_h_gr       0xffff,r7
        ; Test lduh @($R14,$disp9),$Ri
        ; Test lduh @($R14,$disp9),$Ri
        mvi_h_mem       #0xdeadbeef,sp
        mvi_h_mem       #0xdeadbeef,sp
        mvr_h_gr        sp,r14
        mvr_h_gr        sp,r14
        mvi_h_gr        -0xfe,r8
        mvi_h_gr        -0xfe,r8
        add_h_gr        r8,r14
        add_h_gr        r8,r14
        set_cc          0x0f            ; condition codes should not change
        set_cc          0x0f            ; condition codes should not change
        lduh            @(r14,0xfe),r7
        lduh            @(r14,0xfe),r7
        test_cc         1 1 1 1
        test_cc         1 1 1 1
        test_h_gr       0xdead,r7
        test_h_gr       0xdead,r7
        inci_h_gr       0x7e,r14
        inci_h_gr       0x7e,r14
        set_cc          0x07            ; condition codes should not change
        set_cc          0x07            ; condition codes should not change
        lduh            @(r14,0x80),r7
        lduh            @(r14,0x80),r7
        test_cc         0 1 1 1
        test_cc         0 1 1 1
        test_h_gr       0xdead,r7
        test_h_gr       0xdead,r7
        inci_h_gr       0x80,r14
        inci_h_gr       0x80,r14
        set_cc          0x0b            ; condition codes should not change
        set_cc          0x0b            ; condition codes should not change
        lduh            @(r14,0x0),r7
        lduh            @(r14,0x0),r7
        test_cc         1 0 1 1
        test_cc         1 0 1 1
        test_h_gr       0xdead,r7
        test_h_gr       0xdead,r7
        inci_h_gr       0x80,r14
        inci_h_gr       0x80,r14
        set_cc          0x0d            ; condition codes should not change
        set_cc          0x0d            ; condition codes should not change
        lduh            @(r14,-0x80),r7
        lduh            @(r14,-0x80),r7
        test_cc         1 1 0 1
        test_cc         1 1 0 1
        test_h_gr       0xdead,r7
        test_h_gr       0xdead,r7
        inci_h_gr       0x80,r14
        inci_h_gr       0x80,r14
        set_cc          0x0e            ; condition codes should not change
        set_cc          0x0e            ; condition codes should not change
        lduh            @(r14,-0x100),r7
        lduh            @(r14,-0x100),r7
        test_cc         1 1 1 0
        test_cc         1 1 1 0
        test_h_gr       0xdead,r7
        test_h_gr       0xdead,r7
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.