URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 24 |
Rev 157 |
# fr30 testcase for
|
# fr30 testcase for
|
# mach(): fr30
|
# mach(): fr30
|
# stb $Ri,@$Rj
|
# stb $Ri,@$Rj
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
START
|
START
|
|
|
.text
|
.text
|
.global stb
|
.global stb
|
stb:
|
stb:
|
mvr_h_gr sp,r9 ; Save stack pointer
|
mvr_h_gr sp,r9 ; Save stack pointer
|
; Test stb $Ri,@Rj
|
; Test stb $Ri,@Rj
|
mvi_h_mem 0xdeadbeef,sp
|
mvi_h_mem 0xdeadbeef,sp
|
mvi_h_gr 0xaaaaaafe,r8
|
mvi_h_gr 0xaaaaaafe,r8
|
set_cc 0x0f ; Condition codes should not change
|
set_cc 0x0f ; Condition codes should not change
|
stb r8,@sp
|
stb r8,@sp
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
test_h_mem 0xfeadbeef,sp
|
test_h_mem 0xfeadbeef,sp
|
test_h_gr 0xaaaaaafe,r8
|
test_h_gr 0xaaaaaafe,r8
|
|
|
; Test stb $Ri,@(R13,Rj)
|
; Test stb $Ri,@(R13,Rj)
|
mvi_h_mem 0xbeefdead,sp
|
mvi_h_mem 0xbeefdead,sp
|
mvi_h_gr 0xaaaaaade,r8
|
mvi_h_gr 0xaaaaaade,r8
|
mvr_h_gr sp,r1
|
mvr_h_gr sp,r1
|
inci_h_gr -8,sp
|
inci_h_gr -8,sp
|
mvr_h_gr sp,r2
|
mvr_h_gr sp,r2
|
mvi_h_mem 0xbeefdead,sp
|
mvi_h_mem 0xbeefdead,sp
|
inci_h_gr 4,sp
|
inci_h_gr 4,sp
|
mvi_h_mem 0xbeefdead,sp
|
mvi_h_mem 0xbeefdead,sp
|
|
|
mvi_h_gr 4,r13
|
mvi_h_gr 4,r13
|
set_cc 0x0e ; Condition codes should not change
|
set_cc 0x0e ; Condition codes should not change
|
stb r8,@(r13,sp)
|
stb r8,@(r13,sp)
|
test_cc 1 1 1 0
|
test_cc 1 1 1 0
|
test_h_mem 0xdeefdead,r1
|
test_h_mem 0xdeefdead,r1
|
test_h_gr 0xaaaaaade,r8
|
test_h_gr 0xaaaaaade,r8
|
|
|
mvi_h_gr 0,r13
|
mvi_h_gr 0,r13
|
set_cc 0x0d ; Condition codes should not change
|
set_cc 0x0d ; Condition codes should not change
|
stb r8,@(r13,sp)
|
stb r8,@(r13,sp)
|
test_cc 1 1 0 1
|
test_cc 1 1 0 1
|
test_h_mem 0xdeefdead,sp
|
test_h_mem 0xdeefdead,sp
|
test_h_gr 0xaaaaaade,r8
|
test_h_gr 0xaaaaaade,r8
|
|
|
mvi_h_gr -4,r13
|
mvi_h_gr -4,r13
|
set_cc 0x0c ; Condition codes should not change
|
set_cc 0x0c ; Condition codes should not change
|
stb r8,@(r13,sp)
|
stb r8,@(r13,sp)
|
test_cc 1 1 0 0
|
test_cc 1 1 0 0
|
test_h_mem 0xdeefdead,r2
|
test_h_mem 0xdeefdead,r2
|
test_h_gr 0xaaaaaade,r8
|
test_h_gr 0xaaaaaade,r8
|
|
|
; Test stb $Ri,@(R14,$disp8
|
; Test stb $Ri,@(R14,$disp8
|
mvr_h_gr r9,sp ; Restore stack pointer
|
mvr_h_gr r9,sp ; Restore stack pointer
|
mvi_h_gr 0xaaaaaafe,r8
|
mvi_h_gr 0xaaaaaafe,r8
|
mvi_h_mem 0xdeadbeef,sp
|
mvi_h_mem 0xdeadbeef,sp
|
mvr_h_gr sp,r14
|
mvr_h_gr sp,r14
|
inci_h_gr -128,r14 ; must be aligned
|
inci_h_gr -128,r14 ; must be aligned
|
mvi_h_mem 0xdeadbeef,r14
|
mvi_h_mem 0xdeadbeef,r14
|
mvr_h_gr r14,r2
|
mvr_h_gr r14,r2
|
inci_h_gr -128,r14 ; must be aligned
|
inci_h_gr -128,r14 ; must be aligned
|
mvi_h_mem 0xdeadbeef,r14
|
mvi_h_mem 0xdeadbeef,r14
|
mvr_h_gr r14,r3
|
mvr_h_gr r14,r3
|
inci_h_gr 129,r14
|
inci_h_gr 129,r14
|
|
|
set_cc 0x0b ; Condition codes should not change
|
set_cc 0x0b ; Condition codes should not change
|
stb r8,@(r14,127)
|
stb r8,@(r14,127)
|
test_cc 1 0 1 1
|
test_cc 1 0 1 1
|
test_h_mem 0xfeadbeef,r1
|
test_h_mem 0xfeadbeef,r1
|
test_h_gr 0xaaaaaafe,r8
|
test_h_gr 0xaaaaaafe,r8
|
|
|
set_cc 0x0a ; Condition codes should not change
|
set_cc 0x0a ; Condition codes should not change
|
stb r8,@(r14,0)
|
stb r8,@(r14,0)
|
test_cc 1 0 1 0
|
test_cc 1 0 1 0
|
test_h_mem 0xdefebeef,r2
|
test_h_mem 0xdefebeef,r2
|
test_h_gr 0xaaaaaafe,r8
|
test_h_gr 0xaaaaaafe,r8
|
|
|
set_cc 0x09 ; Condition codes should not change
|
set_cc 0x09 ; Condition codes should not change
|
stb r8,@(r14,-128)
|
stb r8,@(r14,-128)
|
test_cc 1 0 0 1
|
test_cc 1 0 0 1
|
test_h_mem 0xdefebeef,r3
|
test_h_mem 0xdefebeef,r3
|
test_h_gr 0xaaaaaafe,r8
|
test_h_gr 0xaaaaaafe,r8
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.