OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [bge.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# frv testcase for bge $ICCi,$hint,$label16
# frv testcase for bge $ICCi,$hint,$label16
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global bge
        .global bge
bge:
bge:
        set_icc         0x0 0
        set_icc         0x0 0
        bge             icc0,0,ok1
        bge             icc0,0,ok1
        fail
        fail
ok1:
ok1:
        set_icc         0x1 1
        set_icc         0x1 1
        bge             icc1,1,ok2
        bge             icc1,1,ok2
        fail
        fail
ok2:
ok2:
        set_icc         0x2 2
        set_icc         0x2 2
        bge             icc2,2,bad
        bge             icc2,2,bad
        set_icc         0x3 3
        set_icc         0x3 3
        bge             icc3,3,bad
        bge             icc3,3,bad
        set_icc         0x4 0
        set_icc         0x4 0
        bge             icc0,0,ok5
        bge             icc0,0,ok5
        fail
        fail
ok5:
ok5:
        set_icc         0x5 1
        set_icc         0x5 1
        bge             icc1,1,ok6
        bge             icc1,1,ok6
        fail
        fail
ok6:
ok6:
        set_icc         0x6 2
        set_icc         0x6 2
        bge             icc2,2,bad
        bge             icc2,2,bad
        set_icc         0x7 3
        set_icc         0x7 3
        bge             icc3,3,bad
        bge             icc3,3,bad
        set_icc         0x8 0
        set_icc         0x8 0
        bge             icc0,0,bad
        bge             icc0,0,bad
        set_icc         0x9 1
        set_icc         0x9 1
        bge             icc1,1,bad
        bge             icc1,1,bad
        set_icc         0xa 2
        set_icc         0xa 2
        bge             icc2,2,okb
        bge             icc2,2,okb
        fail
        fail
okb:
okb:
        set_icc         0xb 3
        set_icc         0xb 3
        bge             icc3,3,okc
        bge             icc3,3,okc
        fail
        fail
okc:
okc:
        set_icc         0xc 0
        set_icc         0xc 0
        bge             icc0,0,bad
        bge             icc0,0,bad
        set_icc         0xd 1
        set_icc         0xd 1
        bge             icc1,1,bad
        bge             icc1,1,bad
        set_icc         0xe 2
        set_icc         0xe 2
        bge             icc2,2,okf
        bge             icc2,2,okf
        fail
        fail
okf:
okf:
        set_icc         0xf 3
        set_icc         0xf 3
        bge             icc3,3,okg
        bge             icc3,3,okg
        fail
        fail
okg:
okg:
        pass
        pass
bad:
bad:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.