OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [csth.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# frv testcase for csth $GRk,@($GRi,$GRj),$CCi,$cond
# frv testcase for csth $GRk,@($GRi,$GRj),$CCi,$cond
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global csth
        .global csth
csth:
csth:
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_mem_limmed  0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        set_gr_limmed   0xffff,0xffff,gr8
        set_gr_limmed   0xffff,0xffff,gr8
        csth            gr8,@(sp,gr7),cc0,1
        csth            gr8,@(sp,gr7),cc0,1
        test_mem_limmed 0xffff,0xbeef,sp
        test_mem_limmed 0xffff,0xbeef,sp
        set_gr_immed    2,gr7
        set_gr_immed    2,gr7
        set_gr_limmed   0xffff,0xeeee,gr8
        set_gr_limmed   0xffff,0xeeee,gr8
        csth            gr8,@(sp,gr7),cc0,1
        csth            gr8,@(sp,gr7),cc0,1
        test_mem_limmed 0xffff,0xeeee,sp
        test_mem_limmed 0xffff,0xeeee,sp
        inc_gr_immed    4,sp
        inc_gr_immed    4,sp
        set_gr_immed    -2,gr7
        set_gr_immed    -2,gr7
        set_gr_limmed   0xffff,0xdddd,gr8
        set_gr_limmed   0xffff,0xdddd,gr8
        csth            gr8,@(sp,gr7),cc4,1
        csth            gr8,@(sp,gr7),cc4,1
        inc_gr_immed    -4,sp
        inc_gr_immed    -4,sp
        test_mem_limmed 0xffff,0xdddd,sp
        test_mem_limmed 0xffff,0xdddd,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        set_gr_limmed   0xffff,0xffff,gr8
        set_gr_limmed   0xffff,0xffff,gr8
        csth            gr8,@(sp,gr7),cc0,0
        csth            gr8,@(sp,gr7),cc0,0
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        set_gr_immed    2,gr7
        set_gr_immed    2,gr7
        set_gr_limmed   0xffff,0xeeee,gr8
        set_gr_limmed   0xffff,0xeeee,gr8
        csth            gr8,@(sp,gr7),cc0,0
        csth            gr8,@(sp,gr7),cc0,0
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        inc_gr_immed    4,sp
        inc_gr_immed    4,sp
        set_gr_immed    -2,gr7
        set_gr_immed    -2,gr7
        set_gr_limmed   0xffff,0xdddd,gr8
        set_gr_limmed   0xffff,0xdddd,gr8
        csth            gr8,@(sp,gr7),cc4,0
        csth            gr8,@(sp,gr7),cc4,0
        inc_gr_immed    -4,sp
        inc_gr_immed    -4,sp
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        set_gr_limmed   0xffff,0xffff,gr8
        set_gr_limmed   0xffff,0xffff,gr8
        csth            gr8,@(sp,gr7),cc1,0
        csth            gr8,@(sp,gr7),cc1,0
        test_mem_limmed 0xffff,0xbeef,sp
        test_mem_limmed 0xffff,0xbeef,sp
        set_gr_immed    2,gr7
        set_gr_immed    2,gr7
        set_gr_limmed   0xffff,0xeeee,gr8
        set_gr_limmed   0xffff,0xeeee,gr8
        csth            gr8,@(sp,gr7),cc1,0
        csth            gr8,@(sp,gr7),cc1,0
        test_mem_limmed 0xffff,0xeeee,sp
        test_mem_limmed 0xffff,0xeeee,sp
        inc_gr_immed    4,sp
        inc_gr_immed    4,sp
        set_gr_immed    -2,gr7
        set_gr_immed    -2,gr7
        set_gr_limmed   0xffff,0xdddd,gr8
        set_gr_limmed   0xffff,0xdddd,gr8
        csth            gr8,@(sp,gr7),cc5,0
        csth            gr8,@(sp,gr7),cc5,0
        inc_gr_immed    -4,sp
        inc_gr_immed    -4,sp
        test_mem_limmed 0xffff,0xdddd,sp
        test_mem_limmed 0xffff,0xdddd,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        set_gr_limmed   0xffff,0xffff,gr8
        set_gr_limmed   0xffff,0xffff,gr8
        csth            gr8,@(sp,gr7),cc1,1
        csth            gr8,@(sp,gr7),cc1,1
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        set_gr_immed    2,gr7
        set_gr_immed    2,gr7
        set_gr_limmed   0xffff,0xeeee,gr8
        set_gr_limmed   0xffff,0xeeee,gr8
        csth            gr8,@(sp,gr7),cc1,1
        csth            gr8,@(sp,gr7),cc1,1
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        inc_gr_immed    4,sp
        inc_gr_immed    4,sp
        set_gr_immed    -2,gr7
        set_gr_immed    -2,gr7
        set_gr_limmed   0xffff,0xdddd,gr8
        set_gr_limmed   0xffff,0xdddd,gr8
        csth            gr8,@(sp,gr7),cc5,1
        csth            gr8,@(sp,gr7),cc5,1
        inc_gr_immed    -4,sp
        inc_gr_immed    -4,sp
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        set_gr_limmed   0xffff,0xffff,gr8
        set_gr_limmed   0xffff,0xffff,gr8
        csth            gr8,@(sp,gr7),cc2,0
        csth            gr8,@(sp,gr7),cc2,0
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        set_gr_immed    2,gr7
        set_gr_immed    2,gr7
        set_gr_limmed   0xffff,0xeeee,gr8
        set_gr_limmed   0xffff,0xeeee,gr8
        csth            gr8,@(sp,gr7),cc2,1
        csth            gr8,@(sp,gr7),cc2,1
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        inc_gr_immed    4,sp
        inc_gr_immed    4,sp
        set_gr_immed    -2,gr7
        set_gr_immed    -2,gr7
        set_gr_limmed   0xffff,0xdddd,gr8
        set_gr_limmed   0xffff,0xdddd,gr8
        csth            gr8,@(sp,gr7),cc6,0
        csth            gr8,@(sp,gr7),cc6,0
        inc_gr_immed    -4,sp
        inc_gr_immed    -4,sp
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        set_gr_limmed   0xffff,0xffff,gr8
        set_gr_limmed   0xffff,0xffff,gr8
        csth            gr8,@(sp,gr7),cc3,1
        csth            gr8,@(sp,gr7),cc3,1
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        set_gr_immed    2,gr7
        set_gr_immed    2,gr7
        set_gr_limmed   0xffff,0xeeee,gr8
        set_gr_limmed   0xffff,0xeeee,gr8
        csth            gr8,@(sp,gr7),cc3,0
        csth            gr8,@(sp,gr7),cc3,0
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        inc_gr_immed    4,sp
        inc_gr_immed    4,sp
        set_gr_immed    -2,gr7
        set_gr_immed    -2,gr7
        set_gr_limmed   0xffff,0xdddd,gr8
        set_gr_limmed   0xffff,0xdddd,gr8
        csth            gr8,@(sp,gr7),cc7,1
        csth            gr8,@(sp,gr7),cc7,1
        inc_gr_immed    -4,sp
        inc_gr_immed    -4,sp
        test_mem_limmed 0xdead,0xbeef,sp
        test_mem_limmed 0xdead,0xbeef,sp
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.