OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [dcei.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# frv testcase for dcei @(GRi,GRj),a
# frv testcase for dcei @(GRi,GRj),a
# mach: fr400 fr550
# mach: fr400 fr550
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global dcei
        .global dcei
dcei:
dcei:
        or_spr_immed    0x08000000,hsr0 ; data cache: copy-back mode
        or_spr_immed    0x08000000,hsr0 ; data cache: copy-back mode
        set_mem_immed   0xdeadbeef,sp
        set_mem_immed   0xdeadbeef,sp
        test_mem_immed  0xdeadbeef,sp
        test_mem_immed  0xdeadbeef,sp
        flush_data_cache sp
        flush_data_cache sp
        set_mem_immed   0xbeefdead,sp
        set_mem_immed   0xbeefdead,sp
        test_mem_immed  0xbeefdead,sp
        test_mem_immed  0xbeefdead,sp
        dcei            @(sp,gr0),1
        dcei            @(sp,gr0),1
        test_mem_immed  0xdeadbeef,sp
        test_mem_immed  0xdeadbeef,sp
        set_mem_immed   0xbeefdead,sp
        set_mem_immed   0xbeefdead,sp
        test_mem_immed  0xbeefdead,sp
        test_mem_immed  0xbeefdead,sp
        dcei            @(gr0,gr0),1
        dcei            @(gr0,gr0),1
        test_mem_immed  0xdeadbeef,sp
        test_mem_immed  0xdeadbeef,sp
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.