URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 157 |
# frv testcase for fbge $FCCi,$hint,$label16
|
# frv testcase for fbge $FCCi,$hint,$label16
|
# mach: all
|
# mach: all
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global fbge
|
.global fbge
|
fbge:
|
fbge:
|
set_fcc 0x0 0
|
set_fcc 0x0 0
|
fbge fcc0,0,bad
|
fbge fcc0,0,bad
|
set_fcc 0x1 1
|
set_fcc 0x1 1
|
fbge fcc1,1,bad
|
fbge fcc1,1,bad
|
set_fcc 0x2 2
|
set_fcc 0x2 2
|
fbge fcc2,2,ok3
|
fbge fcc2,2,ok3
|
fail
|
fail
|
ok3:
|
ok3:
|
set_fcc 0x3 3
|
set_fcc 0x3 3
|
fbge fcc3,3,ok4
|
fbge fcc3,3,ok4
|
fail
|
fail
|
ok4:
|
ok4:
|
set_fcc 0x4 0
|
set_fcc 0x4 0
|
fbge fcc0,0,bad
|
fbge fcc0,0,bad
|
set_fcc 0x5 1
|
set_fcc 0x5 1
|
fbge fcc1,1,bad
|
fbge fcc1,1,bad
|
set_fcc 0x6 2
|
set_fcc 0x6 2
|
fbge fcc2,2,ok7
|
fbge fcc2,2,ok7
|
fail
|
fail
|
ok7:
|
ok7:
|
set_fcc 0x7 3
|
set_fcc 0x7 3
|
fbge fcc3,3,ok8
|
fbge fcc3,3,ok8
|
fail
|
fail
|
ok8:
|
ok8:
|
set_fcc 0x8 0
|
set_fcc 0x8 0
|
fbge fcc0,0,ok9
|
fbge fcc0,0,ok9
|
fail
|
fail
|
ok9:
|
ok9:
|
set_fcc 0x9 1
|
set_fcc 0x9 1
|
fbge fcc1,1,oka
|
fbge fcc1,1,oka
|
fail
|
fail
|
oka:
|
oka:
|
set_fcc 0xa 2
|
set_fcc 0xa 2
|
fbge fcc2,2,okb
|
fbge fcc2,2,okb
|
fail
|
fail
|
okb:
|
okb:
|
set_fcc 0xb 3
|
set_fcc 0xb 3
|
fbge fcc3,3,okc
|
fbge fcc3,3,okc
|
fail
|
fail
|
okc:
|
okc:
|
set_fcc 0xc 0
|
set_fcc 0xc 0
|
fbge fcc0,0,okd
|
fbge fcc0,0,okd
|
fail
|
fail
|
okd:
|
okd:
|
set_fcc 0xd 1
|
set_fcc 0xd 1
|
fbge fcc1,1,oke
|
fbge fcc1,1,oke
|
fail
|
fail
|
oke:
|
oke:
|
set_fcc 0xe 2
|
set_fcc 0xe 2
|
fbge fcc2,2,okf
|
fbge fcc2,2,okf
|
fail
|
fail
|
okf:
|
okf:
|
set_fcc 0xf 3
|
set_fcc 0xf 3
|
fbge fcc3,3,okg
|
fbge fcc3,3,okg
|
fail
|
fail
|
okg:
|
okg:
|
|
|
pass
|
pass
|
bad:
|
bad:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.