OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [fr400/] [mhsetloh.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# frv testcase for mhsetloh $s12,$FRk
# frv testcase for mhsetloh $s12,$FRk
# mach: all
# mach: all
        .include "../testutils.inc"
        .include "../testutils.inc"
        start
        start
        .global mhsetloh
        .global mhsetloh
mhsetloh:
mhsetloh:
        set_fr_immed    0,fr1
        set_fr_immed    0,fr1
        mhsetloh        0,fr1
        mhsetloh        0,fr1
        test_fr_iimmed  0,fr1
        test_fr_iimmed  0,fr1
        mhsetloh        1,fr1
        mhsetloh        1,fr1
        test_fr_iimmed  0x0000800,fr1
        test_fr_iimmed  0x0000800,fr1
        mhsetloh        0xf,fr1
        mhsetloh        0xf,fr1
        test_fr_iimmed  0x00007800,fr1
        test_fr_iimmed  0x00007800,fr1
        mhsetloh        -16,fr1
        mhsetloh        -16,fr1
        test_fr_iimmed  0x00008000,fr1
        test_fr_iimmed  0x00008000,fr1
        mhsetloh        -1,fr1
        mhsetloh        -1,fr1
        test_fr_iimmed  0x0000f800,fr1
        test_fr_iimmed  0x0000f800,fr1
        ; Try parallel write to both hi and lo
        ; Try parallel write to both hi and lo
        mhsetloh.p      1,fr1
        mhsetloh.p      1,fr1
        mhsethih        0xf,fr1
        mhsethih        0xf,fr1
        test_fr_iimmed  0x78000800,fr1
        test_fr_iimmed  0x78000800,fr1
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.