OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [lddc.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# frv testcase for lddc @($GRi,$GRj),$GRk
# frv testcase for lddc @($GRi,$GRj),$GRk
# mach: frv
# mach: frv
# as(frv): -mcpu=frv
# as(frv): -mcpu=frv
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global lddc
        .global lddc
lddc:
lddc:
        set_mem_limmed  0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        inc_gr_immed    -4,sp
        inc_gr_immed    -4,sp
        set_mem_limmed  0xbeef,0xdead,sp
        set_mem_limmed  0xbeef,0xdead,sp
        set_cpr_limmed  0xdead,0xbeef,cpr8
        set_cpr_limmed  0xdead,0xbeef,cpr8
        set_cpr_limmed  0xbeef,0xdead,cpr9
        set_cpr_limmed  0xbeef,0xdead,cpr9
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        ; loading into cpr0 is business as usual
        ; loading into cpr0 is business as usual
        set_cpr_limmed  0xdead,0xbeef,cpr0
        set_cpr_limmed  0xdead,0xbeef,cpr0
        set_cpr_limmed  0xbeef,0xdead,cpr1
        set_cpr_limmed  0xbeef,0xdead,cpr1
        lddc            @(sp,gr7),cpr0
        lddc            @(sp,gr7),cpr0
        test_cpr_limmed 0xbeef,0xdead,cpr0
        test_cpr_limmed 0xbeef,0xdead,cpr0
        test_cpr_limmed 0xdead,0xbeef,cpr1
        test_cpr_limmed 0xdead,0xbeef,cpr1
        lddc            @(sp,gr7),cpr8
        lddc            @(sp,gr7),cpr8
        test_cpr_limmed 0xbeef,0xdead,cpr8
        test_cpr_limmed 0xbeef,0xdead,cpr8
        test_cpr_limmed 0xdead,0xbeef,cpr9
        test_cpr_limmed 0xdead,0xbeef,cpr9
        set_cpr_limmed  0xdead,0xbeef,cpr8
        set_cpr_limmed  0xdead,0xbeef,cpr8
        set_cpr_limmed  0xbeef,0xdead,cpr9
        set_cpr_limmed  0xbeef,0xdead,cpr9
        inc_gr_immed    -8,sp
        inc_gr_immed    -8,sp
        set_gr_immed    8,gr7
        set_gr_immed    8,gr7
        lddc            @(sp,gr7),cpr8
        lddc            @(sp,gr7),cpr8
        test_cpr_limmed 0xbeef,0xdead,cpr8
        test_cpr_limmed 0xbeef,0xdead,cpr8
        test_cpr_limmed 0xdead,0xbeef,cpr9
        test_cpr_limmed 0xdead,0xbeef,cpr9
        set_cpr_limmed  0xdead,0xbeef,cpr8
        set_cpr_limmed  0xdead,0xbeef,cpr8
        set_cpr_limmed  0xbeef,0xdead,cpr9
        set_cpr_limmed  0xbeef,0xdead,cpr9
        inc_gr_immed    16,sp
        inc_gr_immed    16,sp
        set_gr_immed    -8,gr7
        set_gr_immed    -8,gr7
        lddc            @(sp,gr7),cpr8
        lddc            @(sp,gr7),cpr8
        test_cpr_limmed 0xbeef,0xdead,cpr8
        test_cpr_limmed 0xbeef,0xdead,cpr8
        test_cpr_limmed 0xdead,0xbeef,cpr9
        test_cpr_limmed 0xdead,0xbeef,cpr9
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.