URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 157 |
# frv testcase for mhsetloh $s5,$FRk
|
# frv testcase for mhsetloh $s5,$FRk
|
# mach: fr400 fr550
|
# mach: fr400 fr550
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global setlo
|
.global setlo
|
setlo:
|
setlo:
|
set_fr_iimmed 0xdead,0xbeef,fr1
|
set_fr_iimmed 0xdead,0xbeef,fr1
|
mhsetloh 0,fr1
|
mhsetloh 0,fr1
|
test_fr_limmed 0xdead,0x06ef,fr1
|
test_fr_limmed 0xdead,0x06ef,fr1
|
|
|
mhsetloh 1,fr1
|
mhsetloh 1,fr1
|
test_fr_limmed 0xdead,0x0eef,fr1
|
test_fr_limmed 0xdead,0x0eef,fr1
|
|
|
mhsetloh 0xf,fr1
|
mhsetloh 0xf,fr1
|
test_fr_limmed 0xdead,0x7eef,fr1
|
test_fr_limmed 0xdead,0x7eef,fr1
|
|
|
mhsetloh -16,fr1
|
mhsetloh -16,fr1
|
test_fr_limmed 0xdead,0x86ef,fr1
|
test_fr_limmed 0xdead,0x86ef,fr1
|
|
|
mhsetloh -1,fr1
|
mhsetloh -1,fr1
|
test_fr_limmed 0xdead,0xfeef,fr1
|
test_fr_limmed 0xdead,0xfeef,fr1
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.