URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 157 |
# frv testcase for mwtacc $FRinti,$ACC40k
|
# frv testcase for mwtacc $FRinti,$ACC40k
|
# mach: all
|
# mach: all
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global mwtacc
|
.global mwtacc
|
mwtacc:
|
mwtacc:
|
test_accg_immed 0x00,accg0
|
test_accg_immed 0x00,accg0
|
test_acc_immed 0x00000000,acc0
|
test_acc_immed 0x00000000,acc0
|
|
|
set_fr_iimmed 0xdead,0xbeef,fr10
|
set_fr_iimmed 0xdead,0xbeef,fr10
|
mwtacc fr10,acc0
|
mwtacc fr10,acc0
|
test_accg_immed 0x00,accg0
|
test_accg_immed 0x00,accg0
|
test_acc_immed 0xdeadbeef,acc0
|
test_acc_immed 0xdeadbeef,acc0
|
|
|
set_fr_iimmed 0x1234,0x5678,fr10
|
set_fr_iimmed 0x1234,0x5678,fr10
|
mwtacc fr10,acc0
|
mwtacc fr10,acc0
|
test_accg_immed 0x00,accg0
|
test_accg_immed 0x00,accg0
|
test_acc_immed 0x12345678,acc0
|
test_acc_immed 0x12345678,acc0
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.