OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [rett.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# frv testcase for rett $debug
# frv testcase for rett $debug
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global rett
        .global rett
rett:
rett:
        and_spr_immed   -4081,tbr               ; clear tbr.tt
        and_spr_immed   -4081,tbr               ; clear tbr.tt
        set_gr_spr      tbr,gr7
        set_gr_spr      tbr,gr7
        inc_gr_immed    2112,gr7                ; address of exception handler
        inc_gr_immed    2112,gr7                ; address of exception handler
        set_bctrlr_0_0  gr7
        set_bctrlr_0_0  gr7
        set_spr_immed   128,lcr
        set_spr_immed   128,lcr
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        set_psr_et      1
        set_psr_et      1
        set_spr_addr    ok1,lr
        set_spr_addr    ok1,lr
        set_icc         0x0 0
        set_icc         0x0 0
        tira            gr7,4           ; should branch to tbr + (128 + 4)*16
        tira            gr7,4           ; should branch to tbr + (128 + 4)*16
ok0:
ok0:
        test_gr_immed   1,gr7
        test_gr_immed   1,gr7
        pass
        pass
        fail
        fail
ok1:
ok1:
        inc_gr_immed    1,gr7
        inc_gr_immed    1,gr7
        rett            1               ; should be a nop
        rett            1               ; should be a nop
        rett            0
        rett            0
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.