OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [srli.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# frv testcase for srli $GRi,$GRj,$GRk
# frv testcase for srli $GRi,$GRj,$GRk
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global srli
        .global srli
srli:
srli:
        set_gr_limmed   0x8000,0x0000,gr8
        set_gr_limmed   0x8000,0x0000,gr8
        set_icc         0x05,0          ; Set mask opposite of expected
        set_icc         0x05,0          ; Set mask opposite of expected
        srli            gr8,0x7e0,gr8   ; Shift by 0
        srli            gr8,0x7e0,gr8   ; Shift by 0
        test_icc        0 1 0 1 icc0
        test_icc        0 1 0 1 icc0
        test_gr_limmed  0x8000,0x0000,gr8
        test_gr_limmed  0x8000,0x0000,gr8
        set_gr_limmed   0x8000,0x0000,gr8
        set_gr_limmed   0x8000,0x0000,gr8
        set_icc         0x0f,0          ; Set mask opposite of expected
        set_icc         0x0f,0          ; Set mask opposite of expected
        srli            gr8,-31,gr8     ; Shift by 1
        srli            gr8,-31,gr8     ; Shift by 1
        test_icc        1 1 1 1 icc0
        test_icc        1 1 1 1 icc0
        test_gr_limmed  0x4000,0x0000,gr8
        test_gr_limmed  0x4000,0x0000,gr8
        set_gr_limmed   0x8000,0x0000,gr8
        set_gr_limmed   0x8000,0x0000,gr8
        set_icc         0x0f,0          ; Set mask opposite of expected
        set_icc         0x0f,0          ; Set mask opposite of expected
        srli            gr8,31,gr8      ; Shift by 31
        srli            gr8,31,gr8      ; Shift by 31
        test_icc        1 1 1 1 icc0
        test_icc        1 1 1 1 icc0
        test_gr_immed   1,gr8
        test_gr_immed   1,gr8
        set_gr_limmed   0x4000,0x0000,gr8
        set_gr_limmed   0x4000,0x0000,gr8
        set_icc         0x0a,0          ; Set mask opposite of expected
        set_icc         0x0a,0          ; Set mask opposite of expected
        srli            gr8,31,gr8      ; clear register
        srli            gr8,31,gr8      ; clear register
        test_icc        1 0 1 0 icc0
        test_icc        1 0 1 0 icc0
        test_gr_immed   0x00000000,gr8
        test_gr_immed   0x00000000,gr8
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.