OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [bld.s] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# sh testcase for bld
# sh testcase for bld
# mach:  all
# mach:  all
# as(sh):       -defsym sim_cpu=0
# as(sh):       -defsym sim_cpu=0
# as(shdsp):    -defsym sim_cpu=1 -dsp
# as(shdsp):    -defsym sim_cpu=1 -dsp
 
 
        .include "testutils.inc"
        .include "testutils.inc"
 
 
        .align 2
        .align 2
_x:     .long   0xa5a5a5a5
_x:     .long   0xa5a5a5a5
_y:     .long   0x55555555
_y:     .long   0x55555555
 
 
        start
        start
 
 
bld_b_imm_disp12_reg:
bld_b_imm_disp12_reg:
        set_grs_a5a5
        set_grs_a5a5
        mov.l   x, r1
        mov.l   x, r1
 
 
        bld.b   #0, @(0, r1)
        bld.b   #0, @(0, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #1, @(0, r1)
        bld.b   #1, @(0, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #2, @(0, r1)
        bld.b   #2, @(0, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #3, @(0, r1)
        bld.b   #3, @(0, r1)
        bt8k    mfail
        bt8k    mfail
 
 
        bld.b   #4, @(0, r1)
        bld.b   #4, @(0, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #5, @(0, r1)
        bld.b   #5, @(0, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #6, @(0, r1)
        bld.b   #6, @(0, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #7, @(0, r1)
        bld.b   #7, @(0, r1)
        bf8k    mfail
        bf8k    mfail
 
 
        bld.b   #0, @(1, r1)
        bld.b   #0, @(1, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #1, @(1, r1)
        bld.b   #1, @(1, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #2, @(1, r1)
        bld.b   #2, @(1, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #3, @(1, r1)
        bld.b   #3, @(1, r1)
        bt8k    mfail
        bt8k    mfail
 
 
        bld.b   #4, @(1, r1)
        bld.b   #4, @(1, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #5, @(1, r1)
        bld.b   #5, @(1, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #6, @(1, r1)
        bld.b   #6, @(1, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #7, @(1, r1)
        bld.b   #7, @(1, r1)
        bf8k    mfail
        bf8k    mfail
 
 
        bld.b   #0, @(2, r1)
        bld.b   #0, @(2, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #1, @(2, r1)
        bld.b   #1, @(2, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #2, @(2, r1)
        bld.b   #2, @(2, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #3, @(2, r1)
        bld.b   #3, @(2, r1)
        bt8k    mfail
        bt8k    mfail
 
 
        bld.b   #4, @(2, r1)
        bld.b   #4, @(2, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #5, @(2, r1)
        bld.b   #5, @(2, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #6, @(2, r1)
        bld.b   #6, @(2, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #7, @(2, r1)
        bld.b   #7, @(2, r1)
        bf8k    mfail
        bf8k    mfail
 
 
        bld.b   #0, @(3, r1)
        bld.b   #0, @(3, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #1, @(3, r1)
        bld.b   #1, @(3, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #2, @(3, r1)
        bld.b   #2, @(3, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #3, @(3, r1)
        bld.b   #3, @(3, r1)
        bt8k    mfail
        bt8k    mfail
 
 
        bld.b   #4, @(3, r1)
        bld.b   #4, @(3, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #5, @(3, r1)
        bld.b   #5, @(3, r1)
        bf8k    mfail
        bf8k    mfail
        bld.b   #6, @(3, r1)
        bld.b   #6, @(3, r1)
        bt8k    mfail
        bt8k    mfail
        bld.b   #7, @(3, r1)
        bld.b   #7, @(3, r1)
        bf8k    mfail
        bf8k    mfail
 
 
        assertreg _x, r1
        assertreg _x, r1
 
 
bld_imm_reg:
bld_imm_reg:
        set_greg 0xa5a5a5a5, r1
        set_greg 0xa5a5a5a5, r1
        bld     #0, r1
        bld     #0, r1
        bf8k    mfail
        bf8k    mfail
        bld     #1, r1
        bld     #1, r1
        bt8k    mfail
        bt8k    mfail
        bld     #2, r1
        bld     #2, r1
        bf8k    mfail
        bf8k    mfail
        bld     #3, r1
        bld     #3, r1
        bt8k    mfail
        bt8k    mfail
 
 
        bld     #4, r1
        bld     #4, r1
        bt8k    mfail
        bt8k    mfail
        bld     #5, r1
        bld     #5, r1
        bf8k    mfail
        bf8k    mfail
        bld     #6, r1
        bld     #6, r1
        bt8k    mfail
        bt8k    mfail
        bld     #7, r1
        bld     #7, r1
        bf8k    mfail
        bf8k    mfail
 
 
        test_grs_a5a5
        test_grs_a5a5
 
 
        pass
        pass
 
 
        exit 0
        exit 0
 
 
        .align 2
        .align 2
x:      .long   _x
x:      .long   _x
y:      .long   _y
y:      .long   _y
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.