OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [div0s.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# sh testcase for div0s $rm, $rn -*- Asm -*-
# sh testcase for div0s $rm, $rn -*- Asm -*-
# mach: all
# mach: all
# as: -isa=shcompact
# as: -isa=shcompact
# ld: -m shelf32
# ld: -m shelf32
        .include "compact/testutils.inc"
        .include "compact/testutils.inc"
        start
        start
init:
init:
        mov #0, r0
        mov #0, r0
        mov #3, r1
        mov #3, r1
        mov #4, r2
        mov #4, r2
        neg r1, r3
        neg r1, r3
        neg r2, r4
        neg r2, r4
perm1:
perm1:
        div0s r0, r0
        div0s r0, r0
        bt wrong
        bt wrong
        div0s r0, r1
        div0s r0, r1
        bt wrong
        bt wrong
        div0s r1, r0
        div0s r1, r0
        bt wrong
        bt wrong
perm2:
perm2:
        div0s r0, r4
        div0s r0, r4
        bf wrong
        bf wrong
        div0s r4, r0
        div0s r4, r0
        bf wrong
        bf wrong
perm3:
perm3:
        div0s r1, r2
        div0s r1, r2
        bt wrong
        bt wrong
        div0s r2, r1
        div0s r2, r1
        bt wrong
        bt wrong
perm4:
perm4:
        div0s r3, r4
        div0s r3, r4
        bt wrong
        bt wrong
        div0s r4, r3
        div0s r4, r3
        bt wrong
        bt wrong
perm5:
perm5:
        div0s r1, r1
        div0s r1, r1
        bt wrong
        bt wrong
        div0s r3, r3
        div0s r3, r3
        bt wrong
        bt wrong
okay:
okay:
        pass
        pass
wrong:
wrong:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.