OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [ldsl-fpscr.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# sh testcase for lds.l @${rn}+, fpscr -*- Asm -*-
# sh testcase for lds.l @${rn}+, fpscr -*- Asm -*-
# mach: all
# mach: all
# as: -isa=shcompact
# as: -isa=shcompact
# ld: -m shelf32
# ld: -m shelf32
        .include "compact/testutils.inc"
        .include "compact/testutils.inc"
        start
        start
        mov #40, r0
        mov #40, r0
        shll8 r0
        shll8 r0
        # save address for later examination.
        # save address for later examination.
        mov r0, r1
        mov r0, r1
        # Build up a distinctive bit pattern.
        # Build up a distinctive bit pattern.
        mov #1, r2
        mov #1, r2
        shll8 r2
        shll8 r2
        add #12, r2
        add #12, r2
        shll8 r2
        shll8 r2
        add #85, r2
        add #85, r2
        shll8 r2
        shll8 r2
        add #170, r2
        add #170, r2
        # Store it in memory.
        # Store it in memory.
        mov.l r2, @r0
        mov.l r2, @r0
        lds.l @r0+, fpscr
        lds.l @r0+, fpscr
check:
check:
        # Read it back.
        # Read it back.
        sts fpscr, r3
        sts fpscr, r3
        cmp/eq r2, r3
        cmp/eq r2, r3
        bf wrong
        bf wrong
inc:
inc:
        # Test for proper post-increment.
        # Test for proper post-increment.
        add #4, r1
        add #4, r1
        cmp/eq r0, r1
        cmp/eq r0, r1
        bf wrong
        bf wrong
okay:
okay:
        pass
        pass
wrong:
wrong:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.