URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 157 |
# sh testcase for mov.b $rm, @(r0,$rn) -*- Asm -*-
|
# sh testcase for mov.b $rm, @(r0,$rn) -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
mov #40, r2
|
mov #40, r2
|
shll8 r2
|
shll8 r2
|
mov #3, r1
|
mov #3, r1
|
mov #0, r0
|
mov #0, r0
|
or #170, r0
|
or #170, r0
|
mov r0, r3
|
mov r0, r3
|
mov r2, r0
|
mov r2, r0
|
mov.b r3, @(r0, r1)
|
mov.b r3, @(r0, r1)
|
|
|
# Load the value back into a different register.
|
# Load the value back into a different register.
|
mov.b @(r0, r1), r4
|
mov.b @(r0, r1), r4
|
# Check the lowest order byte matches the stored value.
|
# Check the lowest order byte matches the stored value.
|
mov r4, r0
|
mov r4, r0
|
and #255, r0
|
and #255, r0
|
cmp/eq r0, r3
|
cmp/eq r0, r3
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.